--- 2020-03-28T04:17:03Z/2020-03-23T00:00:00Z/nm-bsd-ot14.txt	Sat Mar 28 09:21:39 2020
+++ 2020-03-28T04:17:03Z/2020-03-24T00:00:00Z/nm-bsd-ot14.txt	Sat Mar 28 10:42:50 2020
@@ -2,16 +2,16 @@
 00011006 A mp_pdirpa
 00014198 A acpi_pdirpa
 01000000 A __kernel_phys_base
-01ff8000 T __kernel_kutext_phys
-01ffc000 C __kernel_cptext_phys
-01ffd000 C __kernel_rodata_phys
-025af000 R __kernel_kutext_page_phys
-025b1000 C __kernel_randomdata_phys
-025b1000 R __retguard_start_phys
-02c12000 R __retguard_end_phys
-02c16000 R __kernel_data_phys
-02f30000 D __kernel_kudata_phys
-02f31000 C __kernel_bss_phys
+01ffa000 T __kernel_kutext_phys
+01ffe000 C __kernel_cptext_phys
+01fff000 C __kernel_rodata_phys
+025b1000 R __kernel_kutext_page_phys
+025b3000 C __kernel_randomdata_phys
+025b3000 R __retguard_start_phys
+02c14000 R __retguard_end_phys
+02c18000 R __kernel_data_phys
+02f32000 D __kernel_kudata_phys
+02f33000 C __kernel_bss_phys
 03200000 B __kernel_phys_end
 80000000 A __kernel_virt_to_phys
 ffffffff80000000 A __kernel_base
@@ -5722,33 +5722,33 @@ ffffffff812b2060 T tsleep
 ffffffff812b2200 T sleep_setup
 ffffffff812b2350 T sleep_setup_timeout
 ffffffff812b23d0 T sleep_setup_signal
-ffffffff812b2590 T sleep_finish_all
-ffffffff812b2660 T tsleep_nsec
-ffffffff812b2740 T sleep_finish
-ffffffff812b2920 T sleep_finish_timeout
-ffffffff812b29c0 T sleep_finish_signal
-ffffffff812b2b00 T msleep
-ffffffff812b2d30 T msleep_nsec
-ffffffff812b2e30 T rwsleep
-ffffffff812b2f80 T rwsleep_nsec
-ffffffff812b3080 T unsleep
-ffffffff812b3160 T wakeup_proc
-ffffffff812b32d0 T endtsleep
-ffffffff812b3330 T wakeup_n
-ffffffff812b3430 T wakeup
-ffffffff812b3450 T sys_sched_yield
-ffffffff812b3510 T thrsleep_unlock
-ffffffff812b3550 T thrsleep
-ffffffff812b3840 T sys___thrsleep
-ffffffff812b38d0 T sys___thrwakeup
-ffffffff812b39f0 T refcnt_init
-ffffffff812b3a20 T refcnt_take
-ffffffff812b3a80 T refcnt_rele
-ffffffff812b3af0 T refcnt_rele_wake
-ffffffff812b3b60 T refcnt_finalize
-ffffffff812b3bf0 T cond_init
-ffffffff812b3c20 T cond_signal
-ffffffff812b3c40 T cond_wait
+ffffffff812b2580 T sleep_finish_all
+ffffffff812b2650 T tsleep_nsec
+ffffffff812b2730 T sleep_finish
+ffffffff812b2910 T sleep_finish_timeout
+ffffffff812b29b0 T sleep_finish_signal
+ffffffff812b2af0 T msleep
+ffffffff812b2d20 T msleep_nsec
+ffffffff812b2e20 T rwsleep
+ffffffff812b2f70 T rwsleep_nsec
+ffffffff812b3070 T unsleep
+ffffffff812b3150 T wakeup_proc
+ffffffff812b32c0 T endtsleep
+ffffffff812b3320 T wakeup_n
+ffffffff812b3420 T wakeup
+ffffffff812b3440 T sys_sched_yield
+ffffffff812b3500 T thrsleep_unlock
+ffffffff812b3540 T thrsleep
+ffffffff812b3830 T sys___thrsleep
+ffffffff812b38c0 T sys___thrwakeup
+ffffffff812b39e0 T refcnt_init
+ffffffff812b3a10 T refcnt_take
+ffffffff812b3a70 T refcnt_rele
+ffffffff812b3ae0 T refcnt_rele_wake
+ffffffff812b3b50 T refcnt_finalize
+ffffffff812b3be0 T cond_init
+ffffffff812b3c10 T cond_signal
+ffffffff812b3c30 T cond_wait
 ffffffff812b4000 T dummy_get_timecount
 ffffffff812b4040 T binboottime
 ffffffff812b40a0 T microboottime
@@ -14375,19377 +14375,19380 @@ ffffffff817224a0 T em_detach
 ffffffff81722530 T em_activate
 ffffffff817225b0 T em_defer_attach
 ffffffff81722650 T em_stop
-ffffffff817227b0 T em_free_pci_resources
-ffffffff817229c0 T em_setup_interface
-ffffffff81722bd0 T em_update_link_status
-ffffffff81722db0 T em_local_timer
-ffffffff81722e00 T em_82547_move_tail
-ffffffff81722e30 T em_identify_hardware
-ffffffff81722f40 T em_allocate_pci_resources
-ffffffff81723400 T em_allocate_desc_rings
-ffffffff817234b0 T em_hardware_init
-ffffffff81723760 T em_update_stats_counters
-ffffffff81723ac0 T em_start
-ffffffff81723dc0 T em_encap
-ffffffff81724210 T em_82547_move_tail_locked
-ffffffff81724430 T em_82547_update_fifo_head
-ffffffff81724480 T em_ioctl
-ffffffff81724720 T em_init
-ffffffff81724b30 T em_disable_intr
-ffffffff81724ba0 T em_iff
-ffffffff81724ec0 T em_initialize_receive_unit
-ffffffff81725430 T em_enable_intr
-ffffffff81725480 T em_watchdog
-ffffffff81725630 T em_enable_hw_vlans
-ffffffff817256c0 T em_setup_transmit_structures
-ffffffff81725840 T em_initialize_transmit_unit
-ffffffff81725d70 T em_setup_receive_structures
-ffffffff81725e50 T em_intr
-ffffffff81725ff0 T em_txeof
-ffffffff817261c0 T em_rxeof
-ffffffff817266a0 T em_rxrefill
-ffffffff817267a0 T em_media_status
-ffffffff817269d0 T em_flowstatus
-ffffffff81726ae0 T em_media_change
-ffffffff81726c40 T em_transmit_checksum_setup
-ffffffff81726d20 T em_fill_descriptors
-ffffffff81726da0 T em_82547_fifo_workaround
-ffffffff81726e00 T em_82547_tx_fifo_reset
-ffffffff81727250 T em_pci_clear_mwi
-ffffffff81727280 T em_pci_set_mwi
-ffffffff817272b0 T em_smartspeed
-ffffffff817274a0 T em_flush_desc_rings
-ffffffff817275d0 T em_free_transmit_structures
-ffffffff81727710 T em_free_receive_structures
-ffffffff81727890 T em_legacy_irq_quirk_spt
-ffffffff81727970 T em_dma_free
-ffffffff817279e0 T em_disable_aspm
-ffffffff81727ab0 T em_dma_malloc
-ffffffff81727c40 T em_allocate_transmit_structures
-ffffffff81727cf0 T em_get_buf
-ffffffff81727e50 T em_allocate_receive_structures
-ffffffff81727fb0 T em_rxfill
-ffffffff817280f0 T em_receive_checksum
-ffffffff81728160 T em_write_pci_cfg
-ffffffff817281d0 T em_read_pci_cfg
-ffffffff81728240 T em_read_pcie_cap_reg
-ffffffff81728270 T em_flush_tx_ring
-ffffffff817283e0 T em_flush_rx_ring
-ffffffff81729000 T em_set_mac_type
-ffffffff81729980 T em_set_media_type
-ffffffff81729b50 T em_translate_82542_register
-ffffffff81729d70 T em_reset_hw
-ffffffff8172a990 T em_disable_pciex_master
-ffffffff8172aa60 T em_check_phy_reset_block
-ffffffff8172ab20 T em_gate_hw_phy_config_ich8lan
-ffffffff8172abb0 t em_get_software_flag
-ffffffff8172ad30 T em_hv_phy_workarounds_ich8lan
-ffffffff8172b0c0 T em_lv_phy_workarounds_ich8lan
-ffffffff8172b1c0 t em_phy_init_script
-ffffffff8172b440 T em_read_eeprom
-ffffffff8172bb40 T em_set_eee_i350
-ffffffff8172bc60 T em_init_hw
-ffffffff8172d8a0 T em_phy_reset
-ffffffff8172daf0 T em_clear_vfta_i350
-ffffffff8172dcf0 T em_read_phy_reg
-ffffffff8172dec0 T em_setup_link
-ffffffff81730830 T em_enable_tx_pkt_filtering
-ffffffff81730c10 T em_clear_hw_cntrs
-ffffffff817314f0 T em_write_phy_reg
-ffffffff81731690 T em_power_up_serdes_link_82575
-ffffffff81731750 T em_copper_link_autoneg
-ffffffff81731880 T em_phy_setup_autoneg
-ffffffff817319f0 T em_copper_link_postconfig
-ffffffff81731ac0 T em_config_collision_dist
-ffffffff81731b40 t em_config_mac_to_phy
-ffffffff81731cb0 t em_config_fc_after_link_up
-ffffffff81731fc0 t em_config_dsp_after_link_change
-ffffffff817328c0 T em_force_mac_fc
-ffffffff81732990 T em_check_for_link
-ffffffff81733180 T em_get_pcs_speed_and_duplex_82575
-ffffffff81733240 T em_k1_gig_workaround_hv
-ffffffff81733360 T em_link_stall_workaround_hv
-ffffffff81733430 T em_k1_workaround_lv
-ffffffff817334f0 T em_k1_workaround_lpt_lp
-ffffffff817337c0 T em_set_eee_pchlan
-ffffffff81733850 t em_polarity_reversal_workaround
-ffffffff81733a90 T em_get_speed_and_duplex
-ffffffff81733f70 T em_access_phy_wakeup_reg_bm
-ffffffff817340d0 t em_write_phy_reg_ex
-ffffffff81734260 t em_read_phy_reg_ex
-ffffffff81734640 T em_access_phy_debug_regs_hv
-ffffffff81734720 T em_access_phy_reg_hv
-ffffffff817348e0 t em_swfw_sync_acquire
-ffffffff81734aa0 t em_swfw_sync_release
-ffffffff81734c30 T em_phy_hw_reset
-ffffffff817352a0 T em_oem_bits_config_pchlan
-ffffffff81735490 T em_initialize_M88E1512_phy
-ffffffff81735650 T em_init_eeprom_params
-ffffffff81735ba0 T em_get_flash_presence_i210
-ffffffff81735c00 t em_acquire_eeprom
-ffffffff81735df0 t em_read_eeprom_ich8
-ffffffff81735fd0 t em_release_eeprom
-ffffffff81736130 t em_standby_eeprom
-ffffffff81736330 t em_shift_out_ee_bits
-ffffffff817364c0 t em_shift_in_ee_bits
-ffffffff81736600 T em_validate_eeprom_checksum
-ffffffff817367a0 T em_write_eeprom
-ffffffff81736d20 T em_update_eeprom_checksum
-ffffffff81736e50 t em_commit_shadow_ram
-ffffffff817373e0 T em_read_part_num
-ffffffff81737470 T em_read_mac_addr
-ffffffff81737600 T em_mc_addr_list_update
-ffffffff81737840 T em_hash_mc_addr
-ffffffff81737940 T em_rar_set
-ffffffff81737a30 T em_mta_set
-ffffffff81737ba0 T em_tbi_adjust_stats
-ffffffff81737cf0 T em_get_bus_info
-ffffffff81737e80 T em_check_mng_mode
-ffffffff81737ef0 T em_valid_nvm_bank_detect_ich8lan
-ffffffff817380a0 T em_read_eeprom_spt
-ffffffff81738390 T em_read_ich8_data32
-ffffffff81738520 t em_ich8_cycle_init
-ffffffff817386e0 t em_ich8_flash_cycle
-ffffffff81738830 T em_configure_k1_ich8lan
-ffffffff81738a50 t em_get_hw_eeprom_semaphore
-ffffffff81738bd0 t em_shift_out_mdi_bits
-ffffffff81738d40 t em_erase_ich8_4k_segment
-ffffffff81738f80 t em_write_ich8_byte
-ffffffff81739110 t em_read_ich8_data
-ffffffff8173a000 T em_lookup_gcu
-ffffffff8173a030 T em_attach_miibus
-ffffffff8173a060 T gcu_miibus_readreg
-ffffffff8173a1d0 T gcu_miibus_writereg
-ffffffff8173a310 T gcu_miibus_statchg
-ffffffff8173b000 T ixgb_probe
-ffffffff8173b020 T ixgb_attach
-ffffffff8173b470 T ixgb_local_timer
-ffffffff8173b520 T ixgb_identify_hardware
-ffffffff8173b630 T ixgb_allocate_pci_resources
-ffffffff8173b7d0 T ixgb_dma_malloc
-ffffffff8173b9f0 T ixgb_hardware_init
-ffffffff8173baa0 T ixgb_setup_interface
-ffffffff8173bbd0 T ixgb_update_stats_counters
-ffffffff8173c4d0 T ixgb_update_link_status
-ffffffff8173c560 T ixgb_dma_free
-ffffffff8173c610 T ixgb_free_pci_resources
-ffffffff8173c690 T ixgb_start
-ffffffff8173c810 T ixgb_encap
-ffffffff8173ca10 T ixgb_ioctl
-ffffffff8173ccb0 T ixgb_init
-ffffffff8173d170 T ixgb_set_promisc
-ffffffff8173d1f0 T ixgb_stop
-ffffffff8173d270 T ixgb_disable_intr
-ffffffff8173d2a0 T ixgb_set_multi
-ffffffff8173d3c0 T ixgb_enable_intr
-ffffffff8173d410 T ixgb_watchdog
-ffffffff8173d4a0 T ixgb_enable_hw_vlans
-ffffffff8173d500 T ixgb_setup_transmit_structures
-ffffffff8173d6d0 T ixgb_initialize_transmit_unit
-ffffffff8173d840 T ixgb_setup_receive_structures
-ffffffff8173d8c0 T ixgb_initialize_receive_unit
-ffffffff8173db60 T ixgb_intr
-ffffffff8173dd70 T ixgb_rxeof
-ffffffff8173e1a0 T ixgb_txeof
-ffffffff8173e370 T ixgb_media_status
-ffffffff8173e470 T ixgb_media_change
-ffffffff8173e4b0 T ixgb_free_transmit_structures
-ffffffff8173e5e0 T ixgb_free_receive_structures
-ffffffff8173e710 T ixgb_allocate_transmit_structures
-ffffffff8173e790 T ixgb_transmit_checksum_setup
-ffffffff8173e880 T ixgb_get_buf
-ffffffff8173ea30 T ixgb_allocate_receive_structures
-ffffffff8173ebf0 T ixgb_receive_checksum
-ffffffff8173ec50 T ixgb_write_pci_cfg
-ffffffff8173f000 T ixgb_validate_eeprom_checksum
-ffffffff8173f080 T ixgb_read_eeprom
-ffffffff8173f2f0 T ixgb_update_eeprom_checksum
-ffffffff8173f350 T ixgb_write_eeprom
-ffffffff8173f850 t ixgb_shift_out_bits
-ffffffff8173f990 T ixgb_get_eeprom_data
-ffffffff8173fa30 T ixgb_get_eeprom_word
-ffffffff8173fb10 T ixgb_get_ee_mac_addr
-ffffffff8173fc00 T ixgb_get_ee_pba_number
-ffffffff8173fcc0 T ixgb_get_ee_device_id
-ffffffff81740000 T ixgb_mac_reset
-ffffffff817401e0 T ixgb_adapter_stop
-ffffffff81740320 T ixgb_init_hw
-ffffffff81740650 T ixgb_init_rx_addrs
-ffffffff81740790 T mac_addr_valid
-ffffffff81740800 T ixgb_clear_vfta
-ffffffff81740880 T ixgb_clear_hw_cntrs
-ffffffff81740f50 T ixgb_setup_fc
-ffffffff817410f0 T ixgb_check_for_link
-ffffffff81741220 T ixgb_rar_set
-ffffffff817412a0 T ixgb_mc_addr_list_update
-ffffffff81741550 T ixgb_write_vfta
-ffffffff81741580 T ixgb_read_phy_reg
-ffffffff81741710 T ixgb_write_phy_reg
-ffffffff817418c0 T ixgb_check_for_bad_link
-ffffffff81741980 T ixgb_led_on
-ffffffff817419d0 T ixgb_led_off
-ffffffff81742000 T ixgbe_probe
-ffffffff81742020 T ixgbe_attach
-ffffffff81742690 T ixgbe_detach
-ffffffff817428c0 T ixgbe_local_timer
-ffffffff81742980 T ixgbe_rxrefill
-ffffffff81742a20 T ixgbe_identify_hardware
-ffffffff81742af0 T ixgbe_allocate_pci_resources
-ffffffff81742be0 T ixgbe_allocate_queues
-ffffffff81743080 T ixgbe_allocate_legacy
-ffffffff817431a0 T ixgbe_setup_interface
-ffffffff817432b0 T ixgbe_update_stats_counters
-ffffffff81743360 T ixgbe_free_transmit_structures
-ffffffff817433d0 T ixgbe_free_receive_structures
-ffffffff81743490 T ixgbe_free_pci_resources
-ffffffff81743570 T ixgbe_stop
-ffffffff81743800 T ixgbe_start
-ffffffff817439e0 T ixgbe_encap
-ffffffff81743be0 T ixgbe_ioctl
-ffffffff81743eb0 T ixgbe_init
-ffffffff81744a00 T ixgbe_rxrinfo
-ffffffff81744b50 T ixgbe_get_sffpage
-ffffffff81744cf0 T ixgbe_disable_intr
-ffffffff81744dc0 T ixgbe_iff
-ffffffff81744f40 T ixgbe_enable_intr
-ffffffff81745120 T ixgbe_watchdog
-ffffffff81745340 T ixgbe_setup_transmit_structures
-ffffffff81745450 T ixgbe_initialize_transmit_units
-ffffffff81745730 T ixgbe_setup_receive_structures
-ffffffff81745850 T ixgbe_initialize_receive_units
-ffffffff81745ba0 T ixgbe_config_gpie
-ffffffff81745c80 T ixgbe_setup_vlan_hw_support
-ffffffff81745e00 T ixgbe_configure_ivars
-ffffffff81745e30 T ixgbe_set_ivar
-ffffffff81745fd0 T ixgbe_config_link
-ffffffff81746170 T ixgbe_config_delay_values
-ffffffff81746280 T ixgbe_enable_queue
-ffffffff81746350 T ixgbe_disable_queue
-ffffffff81746420 T ixgbe_intr
-ffffffff817469a0 T ixgbe_rxeof
-ffffffff81746d30 T ixgbe_txeof
-ffffffff81746ed0 T ixgbe_rxfill
-ffffffff81747000 T ixgbe_update_link_status
-ffffffff81747100 T ixgbe_handle_mod
-ffffffff81747220 T ixgbe_handle_msf
-ffffffff817472f0 T ixgbe_handle_phy
-ffffffff81747380 T ixgbe_media_status
-ffffffff81747620 T ixgbe_media_change
-ffffffff817476c0 T ixgbe_tx_ctx_setup
-ffffffff817478a0 T ixgbe_mc_array_itr
-ffffffff817478e0 T ixgbe_add_media_types
-ffffffff81747b80 T ixgbe_dma_malloc
-ffffffff81747da0 T ixgbe_dma_free
-ffffffff81747e50 T ixgbe_allocate_transmit_buffers
-ffffffff81747fb0 T ixgbe_setup_transmit_ring
-ffffffff81748040 T ixgbe_free_transmit_buffers
-ffffffff81748160 T ixgbe_get_buf
-ffffffff817482a0 T ixgbe_allocate_receive_buffers
-ffffffff817483d0 T ixgbe_setup_receive_ring
-ffffffff817484c0 T ixgbe_initialize_rss_mapping
-ffffffff81748740 T ixgbe_free_receive_buffers
-ffffffff81748860 T ixgbe_rx_checksum
-ffffffff817488b0 T ixgbe_read_pci_cfg
-ffffffff81748910 T ixgbe_write_pci_cfg
-ffffffff81749000 T ixgbe_init_ops_generic
-ffffffff81749260 T ixgbe_init_eeprom_params_generic
-ffffffff81749310 T ixgbe_read_eerd_generic
-ffffffff81749420 T ixgbe_read_eeprom_bit_bang_generic
-ffffffff81749750 T ixgbe_write_eeprom_generic
-ffffffff81749c40 T ixgbe_validate_eeprom_checksum_generic
-ffffffff81749d00 T ixgbe_update_eeprom_checksum_generic
-ffffffff81749d80 T ixgbe_calc_eeprom_checksum_generic
-ffffffff81749f30 T ixgbe_init_hw_generic
-ffffffff81749f80 T ixgbe_start_hw_generic
-ffffffff8174a0a0 T ixgbe_clear_hw_cntrs_generic
-ffffffff8174aac0 T ixgbe_enable_rx_dma_generic
-ffffffff8174ab20 T ixgbe_get_mac_addr_generic
-ffffffff8174abb0 T ixgbe_stop_adapter_generic
-ffffffff8174ad30 T ixgbe_get_bus_info_generic
-ffffffff8174ade0 T ixgbe_set_lan_id_multi_port_pcie
-ffffffff8174aeb0 T ixgbe_acquire_swfw_sync
-ffffffff8174b100 T ixgbe_release_swfw_sync
-ffffffff8174b1b0 T prot_autoc_read_generic
-ffffffff8174b210 T prot_autoc_write_generic
-ffffffff8174b260 T ixgbe_led_on_generic
-ffffffff8174b320 T ixgbe_led_off_generic
-ffffffff8174b3d0 T ixgbe_blink_led_start_generic
-ffffffff8174b550 T ixgbe_blink_led_stop_generic
-ffffffff8174b660 T ixgbe_set_rar_generic
-ffffffff8174b780 T ixgbe_clear_rar_generic
-ffffffff8174b870 T ixgbe_init_rx_addrs_generic
-ffffffff8174ba80 T ixgbe_update_mc_addr_list_generic
-ffffffff8174bc80 T ixgbe_enable_mc_generic
-ffffffff8174bcf0 T ixgbe_disable_mc_generic
-ffffffff8174bd50 T ixgbe_enable_rx_generic
-ffffffff8174be20 T ixgbe_disable_rx_generic
-ffffffff8174bf10 T ixgbe_fc_enable_generic
-ffffffff8174c350 T ixgbe_setup_fc_generic
-ffffffff8174c620 T ixgbe_fc_autoneg
-ffffffff8174c910 T ixgbe_device_supports_autoneg_fc
-ffffffff8174ca10 T ixgbe_start_hw_gen2
-ffffffff8174cbf0 T ixgbe_identify_phy
-ffffffff8174cc40 T ixgbe_set_pci_config_data_generic
-ffffffff8174ccc0 T ixgbe_disable_rx
-ffffffff8174cd00 T ixgbe_disable_pcie_master
-ffffffff8174ce50 T ixgbe_read_eerd_buffer_generic
-ffffffff8174cf90 T ixgbe_poll_eerd_eewr_done
-ffffffff8174d040 T ixgbe_write_eewr_buffer_generic
-ffffffff8174d1d0 T ixgbe_write_eewr_generic
-ffffffff8174d210 T ixgbe_acquire_eeprom
-ffffffff8174d3a0 T ixgbe_get_eeprom_semaphore
-ffffffff8174d5c0 T ixgbe_release_eeprom_semaphore
-ffffffff8174d630 T ixgbe_ready_eeprom
-ffffffff8174d7a0 T ixgbe_shift_out_eeprom_bits
-ffffffff8174d960 T ixgbe_shift_in_eeprom_bits
-ffffffff8174dac0 T ixgbe_standby_eeprom
-ffffffff8174dba0 T ixgbe_raise_eeprom_clk
-ffffffff8174dc10 T ixgbe_lower_eeprom_clk
-ffffffff8174dc80 T ixgbe_release_eeprom
-ffffffff8174dd60 T ixgbe_validate_mac_addr
-ffffffff8174dde0 T ixgbe_init_uta_tables
-ffffffff8174de20 T ixgbe_add_uc_addr
-ffffffff8174de90 T ixgbe_mta_vector
-ffffffff8174df30 T ixgbe_set_mta
-ffffffff8174dff0 T ixgbe_negotiate_fc
-ffffffff8174e0b0 T ixgbe_fc_autoneg_fiber
-ffffffff8174e1d0 T ixgbe_fc_autoneg_backplane
-ffffffff8174e340 T ixgbe_fc_autoneg_copper
-ffffffff8174e460 T ixgbe_disable_sec_rx_path_generic
-ffffffff8174e520 T ixgbe_enable_sec_rx_path_generic
-ffffffff8174e5b0 T ixgbe_enable_rx
-ffffffff8174e5f0 T ixgbe_get_pcie_msix_count_generic
-ffffffff8174e670 T ixgbe_insert_mac_addr_generic
-ffffffff8174e890 T ixgbe_set_vmdq
-ffffffff8174e8d0 T ixgbe_set_rar
-ffffffff8174e910 T ixgbe_clear_vmdq
-ffffffff8174e950 T ixgbe_clear_vmdq_generic
-ffffffff8174eae0 T ixgbe_set_vmdq_generic
-ffffffff8174eb90 T ixgbe_init_uta_tables_generic
-ffffffff8174ec10 T ixgbe_find_vlvf_slot
-ffffffff8174ecd0 T ixgbe_set_vfta_generic
-ffffffff8174ede0 T ixgbe_set_vlvf_generic
-ffffffff8174f080 T ixgbe_clear_vfta_generic
-ffffffff8174f170 T ixgbe_need_crosstalk_fix
-ffffffff8174f1c0 T ixgbe_check_mac_link_generic
-ffffffff8174f3e0 T ixgbe_get_device_caps_generic
-ffffffff8174f430 T ixgbe_calculate_checksum
-ffffffff8174f4f0 T ixgbe_hic_unlocked
-ffffffff8174f6d0 T ixgbe_host_interface_command
-ffffffff8174f8a0 T ixgbe_clear_tx_pending
-ffffffff8174fa90 T ixgbe_mng_present
-ffffffff8174faf0 T ixgbe_mng_enabled
-ffffffff8174fbb0 T ixgbe_setup_mac_link_multispeed_fiber
-ffffffff8174ff80 T ixgbe_flap_tx_laser
-ffffffff8174ffc0 T ixgbe_check_link
-ffffffff81750000 T ixgbe_set_soft_rate_select_speed
-ffffffff817500f0 T ixgbe_init_shared_code
-ffffffff817501a0 T ixgbe_set_mac_type
-ffffffff81750350 T ixgbe_init_hw
-ffffffff81750390 T ixgbe_get_media_type
-ffffffff817503d0 T ixgbe_read_mbx
-ffffffff81750420 T ixgbe_write_mbx
-ffffffff81750470 T ixgbe_check_for_msg
-ffffffff817504b0 T ixgbe_check_for_ack
-ffffffff817504f0 T ixgbe_check_for_rst
-ffffffff81750530 T ixgbe_poll_for_msg
-ffffffff817505e0 T ixgbe_poll_for_ack
-ffffffff81750690 T ixgbe_read_posted_mbx
-ffffffff81750780 T ixgbe_write_posted_mbx
-ffffffff81750850 T ixgbe_init_mbx_ops_generic
-ffffffff81750890 T ixgbe_read_v2p_mailbox
-ffffffff81750900 T ixgbe_check_for_bit_pf
-ffffffff81750990 T ixgbe_check_for_msg_pf
-ffffffff81750a40 T ixgbe_check_for_ack_pf
-ffffffff81750ae0 T ixgbe_check_for_rst_pf
-ffffffff81750bc0 T ixgbe_obtain_mbx_lock_pf
-ffffffff81750c50 T ixgbe_write_mbx_pf
-ffffffff81750e30 T ixgbe_read_mbx_pf
-ffffffff81750f50 T ixgbe_init_mbx_params_pf
-ffffffff81752000 T ixgbe_set_pcie_completion_timeout
-ffffffff81752090 T ixgbe_init_ops_82598
-ffffffff817521e0 T ixgbe_init_phy_ops_82598
-ffffffff817522d0 T ixgbe_start_hw_82598
-ffffffff81752490 T ixgbe_reset_hw_82598
-ffffffff817527d0 T ixgbe_get_media_type_82598
-ffffffff81752890 T ixgbe_get_supported_physical_layer_82598
-ffffffff81752a80 T ixgbe_read_analog_reg8_82598
-ffffffff81752b30 T ixgbe_write_analog_reg8_82598
-ffffffff81752bb0 T ixgbe_set_lan_id_multi_port_pcie_82598
-ffffffff81752c50 T ixgbe_enable_rx_dma_82598
-ffffffff81752ca0 T ixgbe_set_vmdq_82598
-ffffffff81752d50 T ixgbe_clear_vmdq_82598
-ffffffff81752e00 T ixgbe_set_vfta_82598
-ffffffff81752f30 T ixgbe_clear_vfta_82598
-ffffffff817530e0 T ixgbe_fc_enable_82598
-ffffffff81753540 T ixgbe_read_i2c_eeprom_82598
-ffffffff81753560 T ixgbe_check_mac_link_82598
-ffffffff81753800 T ixgbe_setup_mac_link_82598
-ffffffff817539d0 T ixgbe_get_link_capabilities_82598
-ffffffff81753aa0 T ixgbe_setup_copper_link_82598
-ffffffff81753bc0 T ixgbe_start_mac_link_82598
-ffffffff81753ce0 T ixgbe_validate_link_ready
-ffffffff81753da0 T ixgbe_read_i2c_phy_82598
-ffffffff81754000 T ixgbe_init_mac_link_ops_82599
-ffffffff81754190 T ixgbe_disable_tx_laser_multispeed_fiber
-ffffffff81754250 T ixgbe_enable_tx_laser_multispeed_fiber
-ffffffff817542d0 T ixgbe_flap_tx_laser_multispeed_fiber
-ffffffff81754410 T ixgbe_setup_mac_link_82599
-ffffffff817546c0 T ixgbe_set_hard_rate_select_speed
-ffffffff81754780 T ixgbe_verify_lesm_fw_enabled_82599
-ffffffff81754840 T ixgbe_setup_mac_link_smartspeed
-ffffffff81754bd0 T ixgbe_init_phy_ops_82599
-ffffffff81754d20 T ixgbe_read_i2c_byte_82599
-ffffffff81754eb0 T ixgbe_write_i2c_byte_82599
-ffffffff81755040 T ixgbe_setup_copper_link_82599
-ffffffff817550a0 T ixgbe_setup_sfp_modules_82599
-ffffffff81755260 T prot_autoc_read_82599
-ffffffff81755370 T prot_autoc_write_82599
-ffffffff817554e0 T ixgbe_reset_pipeline_82599
-ffffffff81755660 T ixgbe_init_ops_82599
-ffffffff81755840 T ixgbe_identify_phy_82599
-ffffffff817558d0 T ixgbe_reset_hw_82599
-ffffffff81755c80 T ixgbe_get_media_type_82599
-ffffffff81755db0 T ixgbe_get_supported_physical_layer_82599
-ffffffff81755f70 T ixgbe_enable_rx_dma_82599
-ffffffff81755fe0 T ixgbe_read_analog_reg8_82599
-ffffffff81756090 T ixgbe_write_analog_reg8_82599
-ffffffff81756110 T ixgbe_start_hw_82599
-ffffffff81756210 T ixgbe_get_link_capabilities_82599
-ffffffff81756340 T ixgbe_stop_mac_link_on_d3_82599
-ffffffff81756400 T ixgbe_read_eeprom_82599
-ffffffff81756430 T ixgbe_start_mac_link_82599
-ffffffff81756610 T ixgbe_verify_fw_version_82599
-ffffffff81757000 T ixgbe_init_ops_X540
-ffffffff81757220 T ixgbe_init_eeprom_params_X540
-ffffffff817572a0 T ixgbe_read_eerd_X540
-ffffffff81757330 T ixgbe_write_eewr_X540
-ffffffff817573c0 T ixgbe_update_eeprom_checksum_X540
-ffffffff81757490 T ixgbe_validate_eeprom_checksum_X540
-ffffffff81757580 T ixgbe_calc_eeprom_checksum_X540
-ffffffff81757720 T ixgbe_reset_hw_X540
-ffffffff81757900 T ixgbe_get_media_type_X540
-ffffffff81757930 T ixgbe_get_supported_physical_layer_X540
-ffffffff817579b0 T ixgbe_start_hw_X540
-ffffffff81757a00 T ixgbe_acquire_swfw_sync_X540
-ffffffff81757ea0 T ixgbe_release_swfw_sync_X540
-ffffffff81757fe0 T ixgbe_init_swfw_sync_X540
-ffffffff817580c0 T ixgbe_setup_mac_link_X540
-ffffffff817580e0 T ixgbe_blink_led_start_X540
-ffffffff81758200 T ixgbe_blink_led_stop_X540
-ffffffff81758300 T ixgbe_get_link_capabilities_X540
-ffffffff81758340 T ixgbe_update_flash_X540
-ffffffff81758530 T ixgbe_poll_flash_update_done_X540
-ffffffff817585d0 T ixgbe_get_swfw_sync_semaphore
-ffffffff81758760 T ixgbe_release_swfw_sync_semaphore
-ffffffff81759000 T ixgbe_init_ops_X550
-ffffffff81759110 T ixgbe_dmac_config_X550
-ffffffff817591f0 T ixgbe_dmac_config_tcs_X550
-ffffffff81759340 T ixgbe_dmac_update_tcs_X550
-ffffffff81759400 T ixgbe_set_source_address_pruning_X550
-ffffffff817594e0 T ixgbe_init_eeprom_params_X550
-ffffffff81759560 T ixgbe_calc_eeprom_checksum_X550
-ffffffff81759570 T ixgbe_read_ee_hostif_X550
-ffffffff81759640 T ixgbe_write_ee_hostif_X550
-ffffffff81759700 T ixgbe_update_eeprom_checksum_X550
-ffffffff81759890 T ixgbe_validate_eeprom_checksum_X550
-ffffffff817599d0 T ixgbe_disable_rx_x550
-ffffffff81759af0 T ixgbe_led_on_t_X550em
-ffffffff81759bb0 T ixgbe_led_off_t_X550em
-ffffffff81759c70 T ixgbe_read_cs4227
-ffffffff81759ca0 T ixgbe_write_cs4227
-ffffffff81759cc0 T ixgbe_read_pe
-ffffffff81759d10 T ixgbe_write_pe
-ffffffff81759d60 T ixgbe_reset_cs4227
-ffffffff81759ff0 T ixgbe_check_cs4227
-ffffffff8175a1c0 T ixgbe_setup_mux_ctl
-ffffffff8175a240 T ixgbe_identify_phy_x550em
-ffffffff8175a450 T ixgbe_read_mng_if_sel_x550em
-ffffffff8175a4c0 T ixgbe_fw_phy_activity
-ffffffff8175a5f0 T ixgbe_get_phy_id_fw
-ffffffff8175a710 T ixgbe_identify_phy_fw
-ffffffff8175a760 T ixgbe_shutdown_fw_phy
-ffffffff8175a7c0 T ixgbe_read_phy_reg_x550em
-ffffffff8175a7f0 T ixgbe_write_phy_reg_x550em
-ffffffff8175a820 T ixgbe_init_ops_X550EM
-ffffffff8175aaf0 T ixgbe_get_bus_info_X550em
-ffffffff8175ab40 T ixgbe_get_media_type_X550em
-ffffffff8175ac30 T ixgbe_setup_sfp_modules_X550em
-ffffffff8175adc0 T ixgbe_get_link_capabilities_X550em
-ffffffff8175ae90 T ixgbe_reset_hw_X550em
-ffffffff8175b390 T ixgbe_get_supported_physical_layer_X550em
-ffffffff8175b510 T ixgbe_setup_fc_X550em
-ffffffff8175b680 T ixgbe_init_phy_ops_X550em
-ffffffff8175bb40 T ixgbe_setup_fw_link
-ffffffff8175bc70 T ixgbe_fc_autoneg_fw
-ffffffff8175bc90 T ixgbe_setup_eee_fw
-ffffffff8175bcf0 T ixgbe_init_ops_X550EM_a
-ffffffff8175be20 T ixgbe_read_iosf_sb_reg_x550
-ffffffff8175bfa0 T ixgbe_write_iosf_sb_reg_x550
-ffffffff8175c110 T ixgbe_read_iosf_sb_reg_x550a
-ffffffff8175c1a0 T ixgbe_write_iosf_sb_reg_x550a
-ffffffff8175c230 T ixgbe_acquire_swfw_sync_X550a
-ffffffff8175c380 T ixgbe_release_swfw_sync_X550a
-ffffffff8175c410 T ixgbe_fc_autoneg_fiber_x550em_a
-ffffffff8175c450 T ixgbe_fc_autoneg_backplane_x550em_a
-ffffffff8175c5b0 T ixgbe_setup_fc_backplane_x550em_a
-ffffffff8175c7a0 T ixgbe_fc_autoneg_sgmii_x550em_a
-ffffffff8175c890 T ixgbe_init_ops_X550EM_x
-ffffffff8175c950 T ixgbe_acquire_swfw_sync_X550em
-ffffffff8175ca10 T ixgbe_release_swfw_sync_X550em
-ffffffff8175caa0 T ixgbe_iosf_wait
-ffffffff8175cb50 T ixgbe_get_phy_token
-ffffffff8175cbe0 T ixgbe_put_phy_token
-ffffffff8175cc50 T ixgbe_supported_sfp_modules_X550em
-ffffffff8175ccd0 T ixgbe_identify_sfp_module_X550em
-ffffffff8175cd40 T ixgbe_init_mac_link_ops_X550em
-ffffffff8175ce80 T ixgbe_restart_an_internal_phy_x550em
-ffffffff8175cf90 T ixgbe_setup_sgmii
-ffffffff8175d230 T ixgbe_setup_sgmii_fw
-ffffffff8175d500 T ixgbe_setup_mac_link_sfp_x550a
-ffffffff8175d6f0 T ixgbe_setup_mac_link_sfp_x550em
-ffffffff8175d7b0 T ixgbe_setup_mac_link_t_X550em
-ffffffff8175d850 T ixgbe_check_link_t_X550em
-ffffffff8175d920 T ixgbe_get_lasi_ext_t_x550em
-ffffffff8175daa0 T ixgbe_enable_lasi_ext_t_x550em
-ffffffff8175dc30 T ixgbe_setup_kr_speed_x550em
-ffffffff8175de40 T ixgbe_reset_phy_fw
-ffffffff8175def0 T ixgbe_check_overtemp_fw
-ffffffff8175df80 T ixgbe_read_phy_reg_x550a
-ffffffff8175e020 T ixgbe_write_phy_reg_x550a
-ffffffff8175e0d0 T ixgbe_setup_kr_x550em
-ffffffff8175e140 T ixgbe_setup_internal_phy_t_x550em
-ffffffff8175e2d0 T ixgbe_enter_lplu_t_x550em
-ffffffff8175e5a0 T ixgbe_handle_lasi_ext_t_x550em
-ffffffff8175e600 T ixgbe_reset_phy_t_X550em
-ffffffff8175e650 T ixgbe_set_mdio_speed
-ffffffff8175e720 T ixgbe_init_ext_t_x550em
-ffffffff8175e7d0 T ixgbe_setup_sfi_x550a
-ffffffff8175e980 T ixgbe_setup_ixfi_x550em_x
-ffffffff8175eb60 T ixgbe_setup_ixfi_x550em
-ffffffff8175ed40 T ixgbe_ext_phy_t_x550em_get_link
-ffffffff8175edd0 T ixgbe_setup_phy_loopback_x550em
-ffffffff8175efc0 T ixgbe_read_ee_hostif_buffer_X550
-ffffffff8175f160 T ixgbe_write_ee_hostif_data_X550
-ffffffff8175f1c0 T ixgbe_checksum_ptr_x550
-ffffffff8175f350 T ixgbe_calc_checksum_X550
-ffffffff8175f4e0 T ixgbe_update_flash_X550
-ffffffff8175f530 T ixgbe_get_lcd_t_x550em
-ffffffff8175f5f0 T ixgbe_set_mux
-ffffffff81760000 T ixgbe_read_i2c_combined_generic_int
-ffffffff81760250 T ixgbe_i2c_start
-ffffffff817603b0 T ixgbe_clock_in_i2c_byte
-ffffffff817604a0 T ixgbe_clock_out_i2c_bit
-ffffffff817605b0 T ixgbe_i2c_stop
-ffffffff81760710 T ixgbe_i2c_bus_clear
-ffffffff81760830 T ixgbe_read_i2c_combined_generic
-ffffffff81760850 T ixgbe_read_i2c_combined_generic_unlocked
-ffffffff81760870 T ixgbe_write_i2c_combined_generic_int
-ffffffff81760a50 T ixgbe_write_i2c_combined_generic
-ffffffff81760a70 T ixgbe_write_i2c_combined_generic_unlocked
-ffffffff81760a90 T ixgbe_init_phy_ops_generic
-ffffffff81760bc0 T ixgbe_identify_phy_generic
-ffffffff817610a0 T ixgbe_reset_phy_generic
-ffffffff81761230 T ixgbe_read_phy_reg_generic
-ffffffff817612d0 T ixgbe_write_phy_reg_generic
-ffffffff81761380 T ixgbe_read_phy_reg_mdi
-ffffffff81761510 T ixgbe_write_phy_reg_mdi
-ffffffff817616a0 T ixgbe_setup_phy_link_generic
-ffffffff81761960 T ixgbe_setup_phy_link_speed_generic
-ffffffff817619e0 T ixgbe_get_phy_firmware_version_generic
-ffffffff81761a00 T ixgbe_read_i2c_byte_generic
-ffffffff81761a20 T ixgbe_write_i2c_byte_generic
-ffffffff81761a40 T ixgbe_read_i2c_eeprom_generic
-ffffffff81761a60 T ixgbe_write_i2c_eeprom_generic
-ffffffff81761a80 T ixgbe_identify_module_generic
-ffffffff81761af0 T ixgbe_read_i2c_byte_generic_unlocked
-ffffffff81761b10 T ixgbe_write_i2c_byte_generic_unlocked
-ffffffff81761b30 T ixgbe_tn_check_overtemp
-ffffffff81761ba0 T ixgbe_check_reset_blocked
-ffffffff81761c00 T ixgbe_validate_phy_addr
-ffffffff81761c70 T ixgbe_get_phy_id
-ffffffff81761d20 T ixgbe_get_phy_type_from_id
-ffffffff81761de0 T ixgbe_get_copper_link_capabilities_generic
-ffffffff81761ec0 T ixgbe_get_copper_speeds_supported
-ffffffff81761f70 T ixgbe_check_phy_link_tnx
-ffffffff81762230 T ixgbe_setup_phy_link_tnx
-ffffffff817624d0 T ixgbe_get_phy_firmware_version_tnx
-ffffffff817624f0 T ixgbe_reset_phy_nl
-ffffffff81762790 T ixgbe_get_sfp_init_sequence_offsets
-ffffffff81762970 T ixgbe_is_sfp
-ffffffff817629b0 T ixgbe_identify_sfp_module_generic
-ffffffff81762dc0 T ixgbe_identify_qsfp_module_generic
-ffffffff817630a0 T ixgbe_get_supported_phy_sfp_layer_generic
-ffffffff81763240 T ixgbe_is_sfp_probe
-ffffffff81763280 T ixgbe_read_i2c_byte_generic_int
-ffffffff81763480 T ixgbe_clock_out_i2c_byte
-ffffffff817635e0 T ixgbe_get_i2c_ack
-ffffffff817637f0 T ixgbe_write_i2c_byte_generic_int
-ffffffff81763950 T ixgbe_set_i2c_data
-ffffffff81763b10 T ixgbe_raise_i2c_clk
-ffffffff81763c20 T ixgbe_lower_i2c_clk
-ffffffff81763cb0 T ixgbe_clock_in_i2c_bit
-ffffffff81763e90 T ixgbe_get_i2c_data
-ffffffff81763f40 T ixgbe_set_copper_phy_power
-ffffffff81765000 t ixl_match
-ffffffff81765020 t ixl_attach
-ffffffff81767920 t ixl_dmamem_alloc
-ffffffff81767a80 t ixl_arq
-ffffffff81767e30 t ixl_arq_fill
-ffffffff817680c0 t ixl_intr
-ffffffff81768690 t ixl_ioctl
-ffffffff8176a350 t ixl_start
-ffffffff8176a690 t ixl_watchdog
-ffffffff8176a6c0 t ixl_media_change
-ffffffff8176a6f0 t ixl_media_status
-ffffffff8176a780 t ixl_link_state_update
-ffffffff8176a8c0 t ixl_atq_poll
-ffffffff8176aab0 t ixl_rxfill
-ffffffff8176acc0 t ixl_down
-ffffffff8176b4b0 t ixl_rxrefill
-ffffffff8176b4d0 t ixl_sfp_open
-ffffffff8176b880 t ixl_sfp_get
-ffffffff8176ba80 t ixl_sfp_close
-ffffffff8176bc80 t ixl_wakeup
-ffffffff8176bc90 t ixl_qsfp_open
-ffffffff8176bcc0 t ixl_qsfp_get
-ffffffff8176bec0 t ixl_qsfp_close
-ffffffff8176bef0 t ixl_link_state_update_done
-ffffffff8176c000 T xge_match
-ffffffff8176c020 T xge_attach
-ffffffff8176cdb0 T xge_setup_xgxs_xena
-ffffffff8176ce30 T xge_setup_xgxs_herc
-ffffffff8176ceb0 T xge_alloc_txmem
-ffffffff8176d0c0 T xge_alloc_rxmem
-ffffffff8176d3a0 T xge_add_rxbuf
-ffffffff8176d580 T xge_xgmii_mediachange
-ffffffff8176d5b0 T xge_ifmedia_status
-ffffffff8176d620 T xge_ioctl
-ffffffff8176d8a0 T xge_start
-ffffffff8176dc10 T xge_intr
-ffffffff8176e200 T xge_enable
-ffffffff8176e2b0 T xge_init
-ffffffff8176e740 T xge_stop
-ffffffff8176e810 T xge_setpromisc
-ffffffff8176e890 T xge_setmulti
-ffffffff8176f000 T thtc_match
-ffffffff8176f080 T thtc_attach
-ffffffff8176f2a0 T tht_match
-ffffffff8176f2d0 T tht_attach
-ffffffff8176f4f0 T thtc_lookup
-ffffffff8176f570 T tht_intr
-ffffffff8176f750 T thtc_print
-ffffffff8176f7c0 T tht_sw_reset
-ffffffff8176fcb0 T tht_lladdr_read
-ffffffff8176fd60 T tht_ioctl
-ffffffff8176fef0 T tht_start
-ffffffff817704c0 T tht_watchdog
-ffffffff817704f0 T tht_media_change
-ffffffff81770520 T tht_media_status
-ffffffff81770600 T tht_mountroot
-ffffffff817707d0 T tht_fifo_alloc
-ffffffff817708e0 T tht_fw_load
-ffffffff81770c70 T tht_fifo_free
-ffffffff81770d20 T tht_link_state
-ffffffff81770dd0 T tht_write
-ffffffff81770e20 T tht_read
-ffffffff81770e40 T tht_rxd
-ffffffff81771240 T tht_rxf_fill
-ffffffff817717e0 T tht_txf
-ffffffff81771ae0 T tht_up
-ffffffff817721b0 T tht_down
-ffffffff81772810 T tht_iff
-ffffffff817729e0 T tht_pkt_alloc
-ffffffff81772c30 T tht_lladdr_write
-ffffffff81772ce0 T tht_pkt_free
-ffffffff81772db0 T tht_write_region
-ffffffff81772e00 T tht_fifo_writable
-ffffffff81772e70 T tht_fifo_readable
-ffffffff81772ee0 T tht_rxf_drain
-ffffffff81772fe0 T tht_fifo_pre
-ffffffff81773030 T tht_pkt_get
-ffffffff817730b0 T tht_load_pkt
-ffffffff81773200 T tht_pkt_put
-ffffffff81773280 T tht_fifo_write
-ffffffff81773330 T tht_fifo_write_dmap
-ffffffff81773480 T tht_fifo_write_pad
-ffffffff81773550 T tht_fifo_post
-ffffffff81773610 T tht_fifo_read
-ffffffff817736b0 T tht_pkt_used
-ffffffff817736e0 T tht_dmamem_alloc
-ffffffff81773860 T tht_dmamem_free
-ffffffff817738d0 T tht_wait_eq
-ffffffff817739a0 T tht_fw_tick
-ffffffff817739d0 T tht_wait_ne
-ffffffff81774000 T myx_match
-ffffffff81774020 T myx_attach
-ffffffff81774270 T myx_mcl_small
-ffffffff817742c0 T myx_refill
-ffffffff81774320 T myx_mcl_big
-ffffffff817743d0 T myx_query
-ffffffff817746a0 T myx_pcie_dc
-ffffffff81774780 T myx_attachhook
-ffffffff81774a70 T myx_ether_aton
-ffffffff81774b20 T myx_read
-ffffffff81774b50 T myx_loadfirmware
-ffffffff81774d60 T myx_write
-ffffffff81774db0 T myx_boot
-ffffffff81774f40 T myx_dmamem_alloc
-ffffffff817750a0 T myx_cmd
-ffffffff817751f0 T myx_probe_firmware
-ffffffff817755e0 T myx_intr
-ffffffff81775870 T myx_ioctl
-ffffffff81775b20 T myx_start
-ffffffff81776010 T myx_watchdog
-ffffffff81776040 T myx_media_change
-ffffffff81776070 T myx_media_status
-ffffffff817761a0 T myx_dmamem_free
-ffffffff81776210 T myx_rdma
-ffffffff81776360 T myx_link_state
-ffffffff817763e0 T myx_up
-ffffffff81777470 T myx_down
-ffffffff81777af0 T myx_rxrinfo
-ffffffff81777bd0 T myx_get_sffpage
-ffffffff81777ed0 T myx_iff
-ffffffff817780e0 T myx_setlladdr
-ffffffff817781b0 T myx_tx_init
-ffffffff81778360 T myx_rx_init
-ffffffff81778580 T myx_rx_fill
-ffffffff81778870 T myx_rx_empty
-ffffffff81778940 T myx_rx_free
-ffffffff817789d0 T myx_tx_free
-ffffffff81778a50 T myx_tx_empty
-ffffffff81778b20 T myx_write_txd_tail
-ffffffff81778ce0 T myx_load_mbuf
-ffffffff81778d90 T myx_txeof
-ffffffff81778ee0 T myx_rxeof
-ffffffff81779130 T myx_buf_fill
-ffffffff8177a000 T oce_match
-ffffffff8177a020 T oce_attach
-ffffffff8177a6d0 T oce_pci_alloc
-ffffffff8177a980 T oce_dma_alloc
-ffffffff8177aba0 T oce_init_fw
-ffffffff8177adc0 T oce_mbox_init
-ffffffff8177ae10 T oce_get_fw_config
-ffffffff8177b030 T oce_check_native_mode
-ffffffff8177b1c0 T oce_macaddr_get
-ffffffff8177b320 T oce_intr
-ffffffff8177b510 T oce_init_stats
-ffffffff8177b580 T oce_init_queues
-ffffffff8177b720 T oce_attach_ifp
-ffffffff8177b810 T oce_tick
-ffffffff8177b860 T oce_refill_rx
-ffffffff8177b8e0 T oce_attachhook
-ffffffff8177ba80 T oce_dma_free
-ffffffff8177bb30 T oce_get_link_status
-ffffffff8177bce0 T oce_first_mcc
-ffffffff8177bdd0 T oce_media_change
-ffffffff8177be00 T oce_media_status
-ffffffff8177bf70 T oce_ioctl
-ffffffff8177c110 T oce_start
-ffffffff8177c210 T oce_watchdog
-ffffffff8177c270 T oce_init
-ffffffff8177c7a0 T oce_stop
-ffffffff8177cad0 T oce_rxrinfo
-ffffffff8177cc20 T oce_iff
-ffffffff8177cd60 T oce_update_mcast
-ffffffff8177cf00 T oce_set_promisc
-ffffffff8177cfa0 T oce_link_status
-ffffffff8177d070 T oce_update_stats
-ffffffff8177d140 T oce_macaddr_set
-ffffffff8177d2d0 T oce_config_vlan
-ffffffff8177d510 T oce_set_flow_control
-ffffffff8177d740 T oce_new_rq
-ffffffff8177d990 T oce_alloc_rx_bufs
-ffffffff8177dae0 T oce_drain_eq
-ffffffff8177dbf0 T oce_cmd
-ffffffff8177de40 T oce_drain_rq
-ffffffff8177df60 T oce_free_posted_rxbuf
-ffffffff8177e040 T oce_drain_wq
-ffffffff8177e160 T oce_encap
-ffffffff8177e540 T oce_intr_wq
-ffffffff8177e6e0 T oce_txeof
-ffffffff8177e7e0 T oce_intr_rq
-ffffffff8177e9b0 T oce_rxeoc
-ffffffff8177eb10 T oce_rxeof
-ffffffff8177ee20 T oce_port_valid
-ffffffff8177ee70 T oce_vtp_valid
-ffffffff8177eed0 T oce_get_buf
-ffffffff8177f080 T oce_intr_mq
-ffffffff8177f2f0 T oce_link_event
-ffffffff8177f3d0 T oce_create_iface
-ffffffff8177f5b0 T oce_create_eq
-ffffffff8177f720 T oce_create_wq
-ffffffff8177f9e0 T oce_create_rq
-ffffffff8177fc90 T oce_create_mq
-ffffffff8177fe60 T oce_release_queues
-ffffffff8177ff70 T oce_destroy_rq
-ffffffff817801c0 T oce_destroy_wq
-ffffffff81780410 T oce_destroy_mq
-ffffffff817805f0 T oce_destroy_eq
-ffffffff817807c0 T oce_create_ring
-ffffffff817809b0 T oce_create_cq
-ffffffff81780b50 T oce_destroy_ring
-ffffffff81780bf0 T oce_pkt_alloc
-ffffffff81780ca0 T oce_new_wq
-ffffffff81780e80 T oce_destroy_cq
-ffffffff81781050 T oce_pkt_free
-ffffffff817810a0 T oce_new_eq
-ffffffff81781330 T oce_new_mq
-ffffffff817815a0 T oce_drain_mq
-ffffffff817816c0 T oce_new_cq
-ffffffff81781a40 T oce_load_ring
-ffffffff81781b50 T oce_mbox_dispatch
-ffffffff81781d30 T oce_macaddr_add
-ffffffff81781eb0 T oce_macaddr_del
-ffffffff81781ff0 T oce_stats_be2
-ffffffff81782130 T oce_stats_be3
-ffffffff81782250 T oce_stats_xe
-ffffffff81783000 T dc_pci_match
-ffffffff817830a0 T dc_pci_attach
-ffffffff81783930 T dc_pci_detach
-ffffffff81784000 T epic_pci_match
-ffffffff81784020 T epic_pci_attach
-ffffffff81785000 T ti_pci_match
-ffffffff81785020 T ti_pci_attach
-ffffffff81786000 T ne_pci_match
-ffffffff81786120 T ne_pci_attach
-ffffffff81786490 T ne_pci_lookup
-ffffffff81787000 T gem_match_pci
-ffffffff81787020 T gem_attach_pci
-ffffffff81787260 T gem_detach_pci
-ffffffff817872e0 T gem_pci_enaddr
-ffffffff81788000 T cas_match
-ffffffff81788020 T cas_attach
-ffffffff817881b0 T cas_pci_enaddr
-ffffffff817884c0 T cas_intr
-ffffffff81788630 T cas_config
-ffffffff81788d60 T cas_reset
-ffffffff81788e20 T cas_start
-ffffffff81788f70 T cas_ioctl
-ffffffff817890c0 T cas_watchdog
-ffffffff81789110 T cas_mii_readreg
-ffffffff817891f0 T cas_mii_writereg
-ffffffff817892e0 T cas_mii_statchg
-ffffffff817893a0 T cas_mediachange
-ffffffff817893f0 T cas_mediastatus
-ffffffff81789450 T cas_mifinit
-ffffffff817894b0 T cas_pcs_readreg
-ffffffff81789540 T cas_pcs_writereg
-ffffffff817896a0 T cas_tick
-ffffffff81789860 T cas_bitwait
-ffffffff81789910 T cas_reset_rx
-ffffffff81789ac0 T cas_reset_tx
-ffffffff81789c70 T cas_rxdrain
-ffffffff81789ca0 T cas_stop
-ffffffff81789de0 T cas_disable_rx
-ffffffff81789ea0 T cas_disable_tx
-ffffffff81789f60 T cas_meminit
-ffffffff8178a120 T cas_ringsize
-ffffffff8178a200 T cas_cringsize
-ffffffff8178a2e0 T cas_init
-ffffffff8178a760 T cas_init_regs
-ffffffff8178ac10 T cas_iff
-ffffffff8178af90 T cas_rint
-ffffffff8178b4f0 T cas_add_rxbuf
-ffffffff8178b5f0 T cas_eint
-ffffffff8178b650 T cas_pint
-ffffffff8178b6c0 T cas_tint
-ffffffff8178b850 T cas_encap
-ffffffff8178c000 T hifn_probe
-ffffffff8178c020 T hifn_attach
-ffffffff8178c970 T hifn_set_retry
-ffffffff8178c9c0 T hifn_reset_board
-ffffffff8178cd20 T hifn_enable_crypto
-ffffffff8178d410 T hifn_reset_puc
-ffffffff8178d530 T hifn_init_dma
-ffffffff8178d720 T hifn_init_pci_registers
-ffffffff8178de20 T hifn_ramtype
-ffffffff8178df10 T hifn_sramsize
-ffffffff8178e030 T hifn_dramsize
-ffffffff8178e0c0 T hifn_intr
-ffffffff8178e700 T hifn_sessions
-ffffffff8178e7d0 T hifn_write_4
-ffffffff8178e870 T hifn_read_4
-ffffffff8178e8c0 T hifn_newsession
-ffffffff8178eb10 T hifn_freesession
-ffffffff8178eb80 T hifn_process
-ffffffff8178f000 T hifn_init_pubrng
-ffffffff8178f4a0 T hifn_tick
-ffffffff8178f870 T hifn_rng
-ffffffff8178fa50 T hifn_puc_wait
-ffffffff8178fb10 T hifn_next_signature
-ffffffff8178fba0 T hifn_writeramaddr
-ffffffff8178fe90 T hifn_readramaddr
-ffffffff81790190 T hifn_alloc_slot
-ffffffff817903b0 T hifn_write_command
-ffffffff81790670 T hifn_dmamap_aligned
-ffffffff817906e0 T hifn_dmamap_load_dst
-ffffffff817909c0 T hifn_dmamap_load_src
-ffffffff81790b20 T hifn_crypto
-ffffffff817917f0 T hifn_callback
-ffffffff81791b80 T hifn_abort
-ffffffff81791d90 T hifn_compression
-ffffffff81792150 T hifn_mkmbuf_chain
-ffffffff817922c0 T hifn_compress_enter
-ffffffff81792b20 T hifn_callback_comp
-ffffffff81793000 T ubsec_probe
-ffffffff81793020 T ubsec_attach
-ffffffff81793840 T ubsec_intr
-ffffffff81793b50 T ubsec_dma_malloc
-ffffffff81793d10 T ubsec_newsession
-ffffffff817942f0 T ubsec_freesession
-ffffffff81794370 T ubsec_process
-ffffffff817955c0 T ubsec_reset_board
-ffffffff81795680 T ubsec_init_pciregs
-ffffffff817956c0 T ubsec_init_board
-ffffffff81795770 T ubsec_dma_free
-ffffffff817957e0 T ubsec_rng
-ffffffff81795970 T ubsec_callback
-ffffffff81795b70 T ubsec_feed
-ffffffff81795ed0 T ubsec_callback2
-ffffffff81796030 T ubsec_feed2
-ffffffff81796160 T ubsec_feed4
-ffffffff81796290 T ubsec_totalreset
-ffffffff81796430 T ubsec_dmamap_aligned
-ffffffff817964a0 T ubsec_cleanchip
-ffffffff81796520 T ubsec_free_q
-ffffffff81797000 T safe_probe
-ffffffff81797030 T safe_attach
-ffffffff817976c0 T safe_intr
-ffffffff817977f0 T safe_dma_malloc
-ffffffff817979b0 T safe_dma_free
-ffffffff81797a20 T safe_newsession
-ffffffff81797fb0 T safe_freesession
-ffffffff81798040 T safe_process
-ffffffff817991b0 T safe_reset_board
-ffffffff81799220 T safe_init_pciregs
-ffffffff81799250 T safe_init_board
-ffffffff817994f0 T safe_rng_init
-ffffffff81799630 T safe_rng
-ffffffff81799920 T safe_dmamap_aligned
-ffffffff81799990 T safe_dmamap_uniform
-ffffffff81799a10 T safe_mcopy
-ffffffff81799b30 T safe_feed
-ffffffff81799c30 T safe_cleanchip
-ffffffff81799d00 T safe_free_entry
-ffffffff81799d70 T safe_callback
-ffffffff8179a000 T sf_pci_match
-ffffffff8179a020 T sf_pci_attach
-ffffffff8179b000 T sis_probe
-ffffffff8179b020 T sis_attach
-ffffffff8179baa0 T sis_activate
-ffffffff8179bb20 T sis_reverse
-ffffffff8179bb80 T sis_delay
-ffffffff8179bc90 T sis_eeprom_idle
-ffffffff8179c210 T sis_eeprom_putbyte
-ffffffff8179c530 T sis_eeprom_getword
-ffffffff8179cbd0 T sis_read_eeprom
-ffffffff8179cc70 T sis_read_cmos
-ffffffff8179cd30 T sis_read_mac
-ffffffff8179cf00 T sis_read96x_mac
-ffffffff8179d050 T sis_mii_sync
-ffffffff8179d190 T sis_mii_send
-ffffffff8179d330 T sis_mii_readreg
-ffffffff8179d920 T sis_mii_writereg
-ffffffff8179dc20 T sis_miibus_readreg
-ffffffff8179de00 T sis_miibus_writereg
-ffffffff8179df80 T sis_miibus_statchg
-ffffffff8179e350 T sis_mchash
-ffffffff8179e3c0 T sis_iff
-ffffffff8179e3e0 T sis_iff_ns
-ffffffff8179e670 T sis_iff_sis
-ffffffff8179e910 T sis_reset
-ffffffff8179ea40 T sis_intr
-ffffffff8179eb90 T sis_tick
-ffffffff8179ebf0 T sis_ioctl
-ffffffff8179eda0 T sis_start
-ffffffff8179ef10 T sis_watchdog
-ffffffff8179efb0 T sis_ifmedia_upd
-ffffffff8179f030 T sis_ifmedia_sts
-ffffffff8179f090 T sis_stop
-ffffffff8179f370 T sis_init
-ffffffff8179f7e0 T sis_ring_init
-ffffffff8179f990 T sis_fill_rx_ring
-ffffffff8179fa40 T sis_newbuf
-ffffffff8179fba0 T sis_rxeof
-ffffffff8179fdd0 T sis_txeof
-ffffffff8179ffb0 T sis_encap
-ffffffff817a1000 T se_match
-ffffffff817a1020 T se_attach
-ffffffff817a17c0 T se_activate
-ffffffff817a1840 T se_read_eeprom
-ffffffff817a1950 T se_get_mac_addr_eeprom
-ffffffff817a1d20 T se_pcib_match
-ffffffff817a1d80 T se_get_mac_addr_apc
-ffffffff817a2050 T se_miibus_cmd
-ffffffff817a2100 T se_miibus_readreg
-ffffffff817a21f0 T se_miibus_writereg
-ffffffff817a22e0 T se_miibus_statchg
-ffffffff817a2460 T se_iff
-ffffffff817a25c0 T se_reset
-ffffffff817a26e0 T se_intr
-ffffffff817a2870 T se_tick
-ffffffff817a28f0 T se_ioctl
-ffffffff817a2a30 T se_start
-ffffffff817a2b80 T se_watchdog
-ffffffff817a2be0 T se_ifmedia_upd
-ffffffff817a2c40 T se_ifmedia_sts
-ffffffff817a2ca0 T se_stop
-ffffffff817a2e80 T se_init
-ffffffff817a32f0 T se_list_tx_init
-ffffffff817a3380 T se_list_tx_free
-ffffffff817a3410 T se_list_rx_init
-ffffffff817a34c0 T se_newbuf
-ffffffff817a3640 T se_list_rx_free
-ffffffff817a36d0 T se_discard_rxbuf
-ffffffff817a3730 T se_rxeof
-ffffffff817a39a0 T se_txeof
-ffffffff817a3b70 T se_encap
-ffffffff817a4000 T uhci_pci_match
-ffffffff817a4040 T uhci_pci_attach
-ffffffff817a4310 T uhci_pci_detach
-ffffffff817a43b0 T uhci_pci_activate
-ffffffff817a4450 T uhci_pci_attach_deferred
-ffffffff817a5000 T ohci_pci_match
-ffffffff817a5040 T ohci_pci_attach
-ffffffff817a5320 T ohci_pci_detach
-ffffffff817a53c0 T ohci_pci_attach_deferred
-ffffffff817a6000 T ehci_pci_match
-ffffffff817a6040 T ehci_pci_attach
-ffffffff817a6470 T ehci_pci_detach
-ffffffff817a6510 T ehci_pci_activate
-ffffffff817a6580 T ehci_sb700_match
-ffffffff817a65c0 T ehci_pci_takecontroller
-ffffffff817a7000 T xhci_pci_match
-ffffffff817a7040 T xhci_pci_attach
-ffffffff817a7380 T xhci_pci_detach
-ffffffff817a7420 T xhci_pci_activate
-ffffffff817a74f0 T xhci_pci_takecontroller
-ffffffff817a8000 T pcicbbmatch
-ffffffff817a8040 T pccbbattach
-ffffffff817a83c0 T pccbbactivate
-ffffffff817a8820 T cb_chipset
-ffffffff817a8870 T pccbb_shutdown
-ffffffff817a8960 T pccbb_power
-ffffffff817a8b00 T pccbbintr
-ffffffff817a8cc0 T pccbb_legacy_disable
-ffffffff817a8d20 T pci113x_insert
-ffffffff817a8dd0 T pccbb_pci_callback
-ffffffff817a9110 T pccbb_chipinit
-ffffffff817a9580 T pccbb_pcmcia_attach_setup
-ffffffff817a96e0 T cbbprint
-ffffffff817a9710 T pccbb_pcmcia_read
-ffffffff817a9740 T pccbb_pcmcia_write
-ffffffff817a9770 T pccbb_checksockstat
-ffffffff817a9840 T pccbbintr_function
-ffffffff817a98f0 T pccbb_ctrl
-ffffffff817a9a30 T pccbb_detect_card
-ffffffff817a9a90 T cb_detect_voltage
-ffffffff817a9ae0 T cb_reset
-ffffffff817a9c30 T pccbb_cardenable
-ffffffff817a9cf0 T pccbb_cb_intr_establish
-ffffffff817a9d00 T pccbb_intr_establish
-ffffffff817a9e50 T pccbb_cb_intr_disestablish
-ffffffff817a9e60 T pccbb_intr_disestablish
-ffffffff817a9f90 T pccbb_pcmcia_io_alloc
-ffffffff817aa090 T pccbb_pcmcia_io_free
-ffffffff817aa0b0 T pccbb_pcmcia_io_map
-ffffffff817aa160 T pccbb_pcmcia_do_io_map
-ffffffff817aa2c0 T pccbb_pcmcia_io_unmap
-ffffffff817aa360 T pccbb_pcmcia_wait_ready
-ffffffff817aa400 T pccbb_pcmcia_socket_enable
-ffffffff817aa780 T pccbb_pcmcia_do_mem_map
-ffffffff817aa900 T pccbb_pcmcia_socket_disable
-ffffffff817aaa20 T pccbb_pcmcia_card_detect
-ffffffff817aaa80 T pccbb_pcmcia_mem_alloc
-ffffffff817aab50 T pccbb_pcmcia_mem_free
-ffffffff817aab70 T pccbb_pcmcia_mem_map
-ffffffff817aaca0 T pccbb_pcmcia_mem_unmap
-ffffffff817aad30 T pccbb_pcmcia_intr_establish
-ffffffff817aad50 T pccbb_pcmcia_intr_disestablish
-ffffffff817aad60 T pccbb_pcmcia_intr_string
-ffffffff817aada0 T pccbb_rbus_cb_space_alloc
-ffffffff817aaec0 T pccbb_open_win
-ffffffff817ab040 T pccbb_rbus_cb_space_free
-ffffffff817ab150 T pccbb_close_win
-ffffffff817ab210 T pccbb_winlist_insert
-ffffffff817ab310 T pccbb_winset
-ffffffff817ab610 T pccbb_winlist_delete
-ffffffff817ac000 T sk_xmac_miibus_readreg
-ffffffff817ac170 T sk_xmac_miibus_writereg
-ffffffff817ac2f0 T sk_xmac_miibus_statchg
-ffffffff817ac3c0 T sk_marv_miibus_readreg
-ffffffff817ac500 T sk_marv_miibus_writereg
-ffffffff817ac630 T sk_marv_miibus_statchg
-ffffffff817ac660 T sk_setfilt
-ffffffff817ac720 T sk_iff
-ffffffff817ac740 T sk_iff_xmac
-ffffffff817ac980 T sk_iff_yukon
-ffffffff817acba0 T sk_init_rx_ring
-ffffffff817acce0 T sk_fill_rx_ring
-ffffffff817acd60 T sk_newbuf
-ffffffff817acec0 T sk_init_tx_ring
-ffffffff817ad0a0 T sk_ifmedia_upd
-ffffffff817ad0e0 T sk_ifmedia_sts
-ffffffff817ad140 T sk_ioctl
-ffffffff817ad2f0 T sk_init
-ffffffff817adbb0 T sk_stop
-ffffffff817ae290 T skc_probe
-ffffffff817ae320 T skc_reset
-ffffffff817ae520 T sk_probe
-ffffffff817ae570 T sk_attach
-ffffffff817aeca0 T sk_start
-ffffffff817aee10 T sk_watchdog
-ffffffff817aee90 T sk_reset
-ffffffff817aeef0 T sk_tick
-ffffffff817af0d0 T sk_yukon_tick
-ffffffff817af130 T sk_init_xmac
-ffffffff817af8e0 T sk_init_yukon
-ffffffff817affa0 T sk_detach
-ffffffff817b00c0 T sk_activate
-ffffffff817b0150 T skcprint
-ffffffff817b01c0 T skc_attach
-ffffffff817b0670 T sk_intr
-ffffffff817b0ab0 T skc_detach
-ffffffff817b0b30 T skc_activate
-ffffffff817b0b60 T sk_encap
-ffffffff817b0e80 T sk_txeof
-ffffffff817b1120 T sk_rxeof
-ffffffff817b1440 T sk_intr_bcom
-ffffffff817b1620 T sk_intr_xmac
-ffffffff817b17d0 T sk_intr_yukon
-ffffffff817b2000 T msk_miibus_readreg
-ffffffff817b2130 T msk_miibus_writereg
-ffffffff817b2260 T msk_miibus_statchg
-ffffffff817b2350 T msk_iff
-ffffffff817b2570 T msk_init_rx_ring
-ffffffff817b2610 T msk_fill_rx_ring
-ffffffff817b2890 T msk_init_tx_ring
-ffffffff817b29b0 T msk_ifmedia_upd
-ffffffff817b29f0 T msk_ifmedia_sts
-ffffffff817b2a50 T msk_ioctl
-ffffffff817b2c00 T msk_init
-ffffffff817b35a0 T msk_stop
-ffffffff817b39d0 T mskc_probe
-ffffffff817b39f0 T mskc_reset
-ffffffff817b4240 T msk_probe
-ffffffff817b4290 T msk_reset
-ffffffff817b4380 T msk_attach
-ffffffff817b4a20 T msk_start
-ffffffff817b4dd0 T msk_watchdog
-ffffffff817b4f40 T msk_init_yukon
-ffffffff817b5440 T msk_tick
-ffffffff817b54a0 T msk_fill_rx_tick
-ffffffff817b5510 T msk_detach
-ffffffff817b5630 T msk_activate
-ffffffff817b5760 T mskcprint
-ffffffff817b57d0 T mskc_attach
-ffffffff817b5fc0 T msk_intr
-ffffffff817b6490 T mskc_detach
-ffffffff817b6570 T mskc_activate
-ffffffff817b65a0 T msk_txeof
-ffffffff817b6700 T msk_rxeof
-ffffffff817b6880 T msk_intr_yukon
-ffffffff817b7000 T puc_pci_match
-ffffffff817b7100 T puc_pci_attach
-ffffffff817b7400 T puc_pci_detach
-ffffffff817b7550 T puc_find_description
-ffffffff817b75f0 T puc_pci_intr_string
-ffffffff817b7620 T puc_pci_intr_establish
-ffffffff817b76b0 T puc_print_ports
-ffffffff817b78b0 T puc_common_attach
-ffffffff817b7a40 T puc_port_type_name
-ffffffff817b7a80 T puc_print
-ffffffff817b7af0 T puc_submatch
-ffffffff817b8000 T com_puc_match
-ffffffff817b8030 T com_puc_attach
-ffffffff817b8130 T com_puc_detach
-ffffffff817b9000 T lpt_puc_probe
-ffffffff817b9030 T lpt_puc_attach
-ffffffff817b9100 T lpt_puc_detach
-ffffffff817ba000 T wi_pci_match
-ffffffff817ba040 T wi_pci_attach
-ffffffff817ba0d0 T wi_pci_activate
-ffffffff817ba1d0 T wi_pci_lookup
-ffffffff817ba3e0 T wi_pci_wakeup
-ffffffff817ba490 T wi_pci_acex_attach
-ffffffff817ba790 T wi_pci_common_attach
-ffffffff817ba8f0 T wi_pci_plx_attach
-ffffffff817babf0 T wi_pci_plx_print_cis
-ffffffff817badf0 T wi_pci_tmd_attach
-ffffffff817baf60 T wi_pci_native_attach
-ffffffff817bc000 T an_pci_match
-ffffffff817bc020 T an_pci_attach
-ffffffff817bd000 T iwi_match
-ffffffff817bd020 T iwi_attach
-ffffffff817bd960 T iwi_activate
-ffffffff817bd9b0 T iwi_intr
-ffffffff817bdc20 T iwi_reset
-ffffffff817bde20 T iwi_alloc_cmd_ring
-ffffffff817be000 T iwi_alloc_tx_ring
-ffffffff817be200 T iwi_alloc_rx_ring
-ffffffff817be410 T iwi_read_prom_word
-ffffffff817beab0 T iwi_ioctl
-ffffffff817bec40 T iwi_start
-ffffffff817bed90 T iwi_watchdog
-ffffffff817bee20 T iwi_newstate
-ffffffff817bf030 T iwi_send_mgmt
-ffffffff817bf060 T iwi_media_change
-ffffffff817bf0c0 T iwi_media_status
-ffffffff817bf230 T iwi_init_task
-ffffffff817bf2a0 T iwi_free_tx_ring
-ffffffff817bf390 T iwi_free_cmd_ring
-ffffffff817bf440 T iwi_stop
-ffffffff817bf6c0 T iwi_wakeup
-ffffffff817bf760 T iwi_init
-ffffffff817bfc90 T iwi_reset_cmd_ring
-ffffffff817bfcd0 T iwi_reset_tx_ring
-ffffffff817bfd70 T iwi_free_rx_ring
-ffffffff817bfe00 T iwi_reset_rx_ring
-ffffffff817bfe30 T iwi_rate
-ffffffff817bfed0 T iwi_find_txnode
-ffffffff817bfff0 T iwi_scan
-ffffffff817c02c0 T iwi_auth_and_assoc
-ffffffff817c0b70 T iwi_set_chan
-ffffffff817c0d20 T iwi_frame_intr
-ffffffff817c1040 T iwi_notification_intr
-ffffffff817c1140 T iwi_rx_intr
-ffffffff817c1300 T iwi_tx_intr
-ffffffff817c1400 T iwi_cmd
-ffffffff817c1560 T iwi_tx_start
-ffffffff817c1a30 T iwi_stop_master
-ffffffff817c1bf0 T iwi_load_ucode
-ffffffff817c2230 T iwi_load_firmware
-ffffffff817c2870 T iwi_config
-ffffffff817c2c30 T iwi_update_edca
-ffffffff817c3000 T wpi_match
-ffffffff817c3020 T wpi_attach
-ffffffff817c37d0 T wpi_detach
-ffffffff817c3a70 T wpi_activate
-ffffffff817c3b10 T wpi_intr
-ffffffff817c3d00 T wpi_apm_init
-ffffffff817c4010 T wpi_read_eeprom
-ffffffff817c4290 T wpi_alloc_fwmem
-ffffffff817c42c0 T wpi_alloc_shared
-ffffffff817c42f0 T wpi_alloc_tx_ring
-ffffffff817c44b0 T wpi_alloc_rx_ring
-ffffffff817c46a0 T wpi_apm_stop
-ffffffff817c47c0 T wpi_ioctl
-ffffffff817c4a20 T wpi_start
-ffffffff817c4bb0 T wpi_watchdog
-ffffffff817c4c90 T wpi_node_alloc
-ffffffff817c4cb0 T wpi_newassoc
-ffffffff817c4de0 T wpi_updateedca
-ffffffff817c5080 T wpi_set_key
-ffffffff817c52e0 T wpi_delete_key
-ffffffff817c5500 T wpi_newstate
-ffffffff817c57d0 T wpi_media_change
-ffffffff817c5930 T wpi_radiotap_attach
-ffffffff817c59c0 T wpi_calib_timeout
-ffffffff817c5ac0 T wpi_init_task
-ffffffff817c5b30 T wpi_free_tx_ring
-ffffffff817c5d10 T wpi_free_shared
-ffffffff817c5e00 T wpi_free_fwmem
-ffffffff817c5ef0 T wpi_free_rx_ring
-ffffffff817c6030 T wpi_stop
-ffffffff817c6090 T wpi_wakeup
-ffffffff817c6130 T wpi_init
-ffffffff817c6290 T wpi_nic_lock
-ffffffff817c6360 T wpi_read_prom_data
-ffffffff817c6780 T wpi_dma_contig_alloc
-ffffffff817c6970 T wpi_dma_contig_free
-ffffffff817c6a30 T wpi_reset_rx_ring
-ffffffff817c6bc0 T wpi_reset_tx_ring
-ffffffff817c6cb0 T wpi_read_eeprom_channels
-ffffffff817c6df0 T wpi_read_eeprom_group
-ffffffff817c6ef0 T wpi_set_led
-ffffffff817c7040 T wpi_scan
-ffffffff817c7320 T wpi_auth
-ffffffff817c77a0 T wpi_run
-ffffffff817c7fe0 T wpi_iter_func
-ffffffff817c8000 T wpi_power_calibration
-ffffffff817c8090 T wpi_ccmp_decap
-ffffffff817c81a0 T wpi_rx_done
-ffffffff817c8660 T wpi_tx_done
-ffffffff817c87f0 T wpi_cmd_done
-ffffffff817c88d0 T wpi_notif_intr
-ffffffff817c8cc0 T wpi_tx
-ffffffff817c9430 T wpi_set_pslevel
-ffffffff817c95c0 T wpi_cmd
-ffffffff817c9900 T wpi_mrr_setup
-ffffffff817c9d00 T wpi_set_timing
-ffffffff817c9e90 T wpi_set_txpower
-ffffffff817ca030 T wpi_get_power_index
-ffffffff817ca1e0 T wpi_config
-ffffffff817ca8c0 T wpi_post_alive
-ffffffff817caae0 T wpi_load_bootcode
-ffffffff817caeb0 T wpi_load_firmware
-ffffffff817cb4b0 T wpi_read_firmware
-ffffffff817cb670 T wpi_clock_wait
-ffffffff817cb750 T wpi_apm_stop_master
-ffffffff817cb860 T wpi_nic_config
-ffffffff817cba20 T wpi_hw_init
-ffffffff817cc300 T wpi_hw_stop
-ffffffff817cd000 T iwn_match
-ffffffff817cd020 T iwn_attach
-ffffffff817cdc00 T iwn_detach
-ffffffff817cdff0 T iwn_activate
-ffffffff817ce0a0 T iwn_intr
-ffffffff817ce570 T iwn4965_attach
-ffffffff817ce6c0 T iwn5000_attach
-ffffffff817ce9f0 T iwn_hw_prepare
-ffffffff817ced80 T iwn_read_eeprom
-ffffffff817cf030 T iwn_alloc_fwmem
-ffffffff817cf060 T iwn_alloc_kw
-ffffffff817cf090 T iwn_alloc_ict
-ffffffff817cf0c0 T iwn_alloc_sched
-ffffffff817cf100 T iwn_alloc_tx_ring
-ffffffff817cf270 T iwn_alloc_rx_ring
-ffffffff817cf480 T iwn_ioctl
-ffffffff817cf720 T iwn_start
-ffffffff817cf8c0 T iwn_watchdog
-ffffffff817cf9b0 T iwn_node_alloc
-ffffffff817cf9d0 T iwn_bgscan
-ffffffff817cfa50 T iwn_newassoc
-ffffffff817cfb30 T iwn_updateedca
-ffffffff817cfdf0 T iwn_set_key
-ffffffff817cff20 T iwn_delete_key
-ffffffff817d0020 T iwn_update_htprot
-ffffffff817d02e0 T iwn_ampdu_rx_start
-ffffffff817d03c0 T iwn_ampdu_rx_stop
-ffffffff817d0490 T iwn_ampdu_tx_start
-ffffffff817d0740 T iwn_ampdu_tx_stop
-ffffffff817d09e0 T iwn_newstate
-ffffffff817d0cc0 T iwn_media_change
-ffffffff817d0e20 T iwn_radiotap_attach
-ffffffff817d0eb0 T iwn_calib_timeout
-ffffffff817d10c0 T iwn_init_task
-ffffffff817d1130 T iwn_free_tx_ring
-ffffffff817d1310 T iwn_free_sched
-ffffffff817d1400 T iwn_free_ict
-ffffffff817d14f0 T iwn_free_kw
-ffffffff817d15e0 T iwn_free_fwmem
-ffffffff817d16d0 T iwn4965_load_firmware
-ffffffff817d1d40 T iwn4965_read_eeprom
-ffffffff817d1e70 T iwn4965_post_alive
-ffffffff817d2340 T iwn4965_nic_config
-ffffffff817d2420 T iwn4965_reset_sched
-ffffffff817d2450 T iwn4965_update_sched
-ffffffff817d2530 T iwn4965_get_temperature
-ffffffff817d25a0 T iwn4965_get_rssi
-ffffffff817d2610 T iwn4965_set_txpower
-ffffffff817d2ae0 T iwn4965_init_gains
-ffffffff817d2c80 T iwn4965_set_gains
-ffffffff817d2f90 T iwn4965_add_node
-ffffffff817d3020 T iwn4965_tx_done
-ffffffff817d3180 T iwn4965_ampdu_tx_start
-ffffffff817d35b0 T iwn4965_ampdu_tx_stop
-ffffffff817d37c0 T iwn5000_load_firmware
-ffffffff817d38c0 T iwn5000_read_eeprom
-ffffffff817d3ae0 T iwn5000_post_alive
-ffffffff817d4480 T iwn5000_nic_config
-ffffffff817d4880 T iwn5000_reset_sched
-ffffffff817d4970 T iwn5000_update_sched
-ffffffff817d4a50 T iwn5000_get_temperature
-ffffffff817d4ab0 T iwn5000_get_rssi
-ffffffff817d4b10 T iwn5000_set_txpower
-ffffffff817d4b60 T iwn5000_init_gains
-ffffffff817d4d00 T iwn5000_set_gains
-ffffffff817d4f30 T iwn5000_add_node
-ffffffff817d4f50 T iwn5000_tx_done
-ffffffff817d5140 T iwn5000_ampdu_tx_start
-ffffffff817d55a0 T iwn5000_ampdu_tx_stop
-ffffffff817d5840 T iwn_free_rx_ring
-ffffffff817d5a20 T iwn_stop
-ffffffff817d5aa0 T iwn_wakeup
-ffffffff817d5b50 T iwn_init
-ffffffff817d5e60 T iwn_nic_lock
-ffffffff817d5f30 T iwn_eeprom_lock
-ffffffff817d6010 T iwn_init_otprom
-ffffffff817d64a0 T iwn_clock_wait
-ffffffff817d6580 T iwn_read_prom_data
-ffffffff817d69e0 T iwn_dma_contig_alloc
-ffffffff817d6bd0 T iwn_dma_contig_free
-ffffffff817d6c90 T iwn_reset_rx_ring
-ffffffff817d6e30 T iwn_reset_tx_ring
-ffffffff817d6f30 T iwn5000_ict_reset
-ffffffff817d7010 T iwn_apm_init
-ffffffff817d7470 T iwn_apm_stop
-ffffffff817d75c0 T iwn_read_eeprom_channels
-ffffffff817d7720 T iwn_read_eeprom_enhinfo
-ffffffff817d78b0 T iwn_scan_abort
-ffffffff817d7a50 T iwn_set_led
-ffffffff817d7c20 T iwn_cmd
-ffffffff817d7f80 T iwn_scan
-ffffffff817d8450 T iwn_auth
-ffffffff817d8690 T iwn_run
-ffffffff817d8ab0 T iwn_iter_func
-ffffffff817d8af0 T iwn_ccmp_decap
-ffffffff817d8c70 T iwn_rx_phy
-ffffffff817d8d50 T iwn_rx_done
-ffffffff817d9380 T iwn_rx_compressed_ba
-ffffffff817d9640 T iwn_ampdu_txq_advance
-ffffffff817d97b0 T iwn_clear_oactive
-ffffffff817d9830 T iwn5000_rx_calib_results
-ffffffff817d9990 T iwn_rx_statistics
-ffffffff817d9b30 T iwn4965_power_calibration
-ffffffff817d9b80 T iwn_get_noise
-ffffffff817d9bf0 T iwn_collect_noise
-ffffffff817d9d50 T iwn_tune_sensitivity
-ffffffff817da440 T iwn_tx_done_free_txdata
-ffffffff817da4e0 T iwn_ampdu_tx_done
-ffffffff817da7f0 T iwn_tx_done
-ffffffff817daa10 T iwn_cmd_done
-ffffffff817daaf0 T iwn_notif_intr
-ffffffff817db150 T iwn_init_sensitivity
-ffffffff817db410 T iwn_wakeup_intr
-ffffffff817db4d0 T iwn_rval2ridx
-ffffffff817db550 T iwn_tx
-ffffffff817dc070 T iwn_set_pslevel
-ffffffff817dc230 T iwn_set_link_quality
-ffffffff817dc5d0 T iwn_add_broadcast_node
-ffffffff817dc810 T iwn_set_critical_temp
-ffffffff817dc8c0 T iwn_set_timing
-ffffffff817dca80 T iwn_send_sensitivity
-ffffffff817dcb80 T iwn_send_btcoex
-ffffffff817dcbe0 T iwn_send_advanced_btcoex
-ffffffff817dd450 T iwn5000_runtime_calib
-ffffffff817dd500 T iwn_config
-ffffffff817dda90 T iwn6000_temp_offset_calib
-ffffffff817ddaf0 T iwn2000_temp_offset_calib
-ffffffff817ddb80 T iwn_get_active_dwell_time
-ffffffff817ddbc0 T iwn_limit_dwell
-ffffffff817ddc20 T iwn_get_passive_dwell_time
-ffffffff817ddc90 T iwn5000_query_calibration
-ffffffff817ddd80 T iwn5000_send_calibration
-ffffffff817ddec0 T iwn5000_send_wimax_coex
-ffffffff817ddf50 T iwn5000_crystal_calib
-ffffffff817ddfb0 T iwn_hw_stop
-ffffffff817de3e0 T iwn_hw_init
-ffffffff817deb50 T iwn4965_load_bootcode
-ffffffff817def20 T iwn5000_load_firmware_section
-ffffffff817df190 T iwn_read_firmware_leg
-ffffffff817df2a0 T iwn_read_firmware_tlv
-ffffffff817df510 T iwn_read_firmware
-ffffffff817df740 T iwn_apm_stop_master
-ffffffff817e0000 T iwm_is_mimo_ht_plcp
-ffffffff817e0040 T iwm_is_mimo_mcs
-ffffffff817e0080 T iwm_store_cscheme
-ffffffff817e00d0 T iwm_firmware_store_section
-ffffffff817e0170 T iwm_set_default_calib
-ffffffff817e01c0 T iwm_fw_info_free
-ffffffff817e0210 T iwm_read_firmware
-ffffffff817e09b0 T iwm_read_prph
-ffffffff817e0a80 T iwm_nic_assert_locked
-ffffffff817e0b20 T iwm_write_prph
-ffffffff817e0c00 T iwm_write_prph64
-ffffffff817e0c40 T iwm_read_mem
-ffffffff817e0d80 T iwm_nic_lock
-ffffffff817e0f50 T iwm_nic_unlock
-ffffffff817e1000 T iwm_write_mem
-ffffffff817e1140 T iwm_write_mem32
-ffffffff817e1250 T iwm_poll_bit
-ffffffff817e1320 T iwm_set_bits_mask_prph
-ffffffff817e1430 T iwm_set_bits_prph
-ffffffff817e1520 T iwm_clear_bits_prph
-ffffffff817e1610 T iwm_dma_contig_alloc
-ffffffff817e1800 T iwm_dma_contig_free
-ffffffff817e18c0 T iwm_alloc_rx_ring
-ffffffff817e1aa0 T iwm_rx_addbuf
-ffffffff817e1c80 T iwm_free_rx_ring
-ffffffff817e1f30 T iwm_disable_rx_dma
-ffffffff817e20d0 T iwm_reset_rx_ring
-ffffffff817e2150 T iwm_alloc_tx_ring
-ffffffff817e2330 T iwm_free_tx_ring
-ffffffff817e2500 T iwm_reset_tx_ring
-ffffffff817e26a0 T iwm_enable_rfkill_int
-ffffffff817e27d0 T iwm_check_rfkill
-ffffffff817e2870 T iwm_enable_interrupts
-ffffffff817e2920 T iwm_enable_fwload_interrupt
-ffffffff817e29f0 T iwm_restore_interrupts
-ffffffff817e2a20 T iwm_disable_interrupts
-ffffffff817e2af0 T iwm_ict_reset
-ffffffff817e2cc0 T iwm_set_hw_ready
-ffffffff817e2de0 T iwm_prepare_card_hw
-ffffffff817e30c0 T iwm_apm_config
-ffffffff817e31a0 T iwm_apm_init
-ffffffff817e3710 T iwm_apm_stop
-ffffffff817e3910 T iwm_init_msix_hw
-ffffffff817e39b0 T iwm_conf_msix_hw
-ffffffff817e3e70 T iwm_start_hw
-ffffffff817e40a0 T iwm_stop_device
-ffffffff817e4690 T iwm_nic_config
-ffffffff817e4760 T iwm_nic_rx_init
-ffffffff817e4780 T iwm_nic_rx_mq_init
-ffffffff817e49a0 T iwm_nic_rx_legacy_init
-ffffffff817e4bf0 T iwm_nic_tx_init
-ffffffff817e4d70 T iwm_nic_init
-ffffffff817e4f60 T iwm_enable_ac_txq
-ffffffff817e5290 T iwm_enable_txq
-ffffffff817e5410 T iwm_send_cmd_pdu
-ffffffff817e5490 T iwm_post_alive
-ffffffff817e5870 T iwm_phy_db_get_section
-ffffffff817e5920 T iwm_phy_db_set_section
-ffffffff817e5a70 T iwm_is_valid_channel
-ffffffff817e5ae0 T iwm_ch_id_to_ch_index
-ffffffff817e5b80 T iwm_channel_id_to_papd
-ffffffff817e5c30 T iwm_channel_id_to_txp
-ffffffff817e5e20 T iwm_phy_db_get_section_data
-ffffffff817e5fa0 T iwm_send_phy_db_cmd
-ffffffff817e6040 T iwm_send_cmd
-ffffffff817e66b0 T iwm_phy_db_send_all_channel_groups
-ffffffff817e6890 T iwm_send_phy_db_data
-ffffffff817e6b80 T iwm_send_time_event_cmd
-ffffffff817e6c90 T iwm_free_resp
-ffffffff817e6d00 T iwm_protect_session
-ffffffff817e6db0 T iwm_unprotect_session
-ffffffff817e6e60 T iwm_nvm_read_chunk
-ffffffff817e6fe0 T iwm_nvm_read_section
-ffffffff817e70a0 T iwm_fw_valid_tx_ant
-ffffffff817e70f0 T iwm_fw_valid_rx_ant
-ffffffff817e7130 T iwm_init_channel_map
-ffffffff817e7240 T iwm_setup_ht_rates
-ffffffff817e72d0 T iwm_sta_rx_agg
-ffffffff817e7500 T iwm_send_cmd_pdu_status
-ffffffff817e7590 T iwm_htprot_task
-ffffffff817e7620 T iwm_mac_ctxt_cmd
-ffffffff817e7820 T iwm_update_htprot
-ffffffff817e7890 T iwm_add_task
-ffffffff817e7900 T iwm_ba_task
-ffffffff817e7b00 T iwm_ampdu_rx_start
-ffffffff817e7bf0 T iwm_ampdu_rx_stop
-ffffffff817e7c80 T iwm_set_hw_address_8000
-ffffffff817e7e60 T iwm_parse_nvm_data
-ffffffff817e82d0 T iwm_parse_nvm_sections
-ffffffff817e83d0 T iwm_nvm_init
-ffffffff817e8670 T iwm_firmware_load_sect
-ffffffff817e8730 T iwm_firmware_load_chunk
-ffffffff817e89d0 T iwm_load_firmware_7000
-ffffffff817e8c40 T iwm_load_cpu_sections_8000
-ffffffff817e8ff0 T iwm_load_firmware_8000
-ffffffff817e91a0 T iwm_load_firmware
-ffffffff817e9290 T iwm_start_fw
-ffffffff817e9450 T iwm_send_tx_ant_cfg
-ffffffff817e94e0 T iwm_send_phy_cfg_cmd
-ffffffff817e9590 T iwm_send_dqa_cmd
-ffffffff817e9620 T iwm_load_ucode_wait_alive
-ffffffff817e9860 T iwm_save_fw_paging
-ffffffff817e98d0 T iwm_send_paging_cmd
-ffffffff817e9a20 T iwm_free_fw_paging
-ffffffff817e9b70 T iwm_run_init_mvm_ucode
-ffffffff817e9fb0 T iwm_send_bt_init_conf
-ffffffff817ea040 T iwm_sf_config
-ffffffff817ea2a0 T iwm_config_ltr
-ffffffff817ea360 T iwm_get_signal_strength
-ffffffff817ea3d0 T iwm_rxmq_get_signal_strength
-ffffffff817ea420 T iwm_rx_rx_phy_cmd
-ffffffff817ea480 T iwm_get_noise
-ffffffff817ea4f0 T iwm_rx_frame
-ffffffff817ea7d0 T iwm_rx_mpdu
-ffffffff817ea940 T iwm_rx_mpdu_mq
-ffffffff817eaad0 T iwm_enable_ht_cck_fallback
-ffffffff817eaba0 T iwm_rx_tx_cmd_single
-ffffffff817eae30 T iwm_txd_done
-ffffffff817eaf20 T iwm_rx_tx_cmd
-ffffffff817eb0f0 T iwm_rx_bmiss
-ffffffff817eb1f0 T iwm_binding_cmd
-ffffffff817eb350 T iwm_phy_ctxt_cmd_hdr
-ffffffff817eb3c0 T iwm_phy_ctxt_cmd_data
-ffffffff817eb490 T iwm_phy_ctxt_cmd
-ffffffff817eb5f0 T iwm_send_cmd_status
-ffffffff817eb710 T iwm_cmd_done
-ffffffff817eb8c0 T iwm_tx_fill_cmd
-ffffffff817ebbb0 T iwm_rval2ridx
-ffffffff817ebc30 T iwm_tx
-ffffffff817ec410 T iwm_flush_tx_path
-ffffffff817ec4d0 T iwm_led_enable
-ffffffff817ec500 T iwm_led_disable
-ffffffff817ec530 T iwm_led_is_enabled
-ffffffff817ec590 T iwm_led_blink_timeout
-ffffffff817ec600 T iwm_led_blink_start
-ffffffff817ec650 T iwm_led_blink_stop
-ffffffff817ec690 T iwm_beacon_filter_send_cmd
-ffffffff817ec710 T iwm_beacon_filter_set_cqm_params
-ffffffff817ec740 T iwm_update_beacon_abort
-ffffffff817ec830 T iwm_power_build_cmd
-ffffffff817ec8c0 T iwm_power_mac_update_mode
-ffffffff817ecad0 T iwm_power_update_device
-ffffffff817ecb70 T iwm_enable_beacon_filter
-ffffffff817ecc60 T iwm_disable_beacon_filter
-ffffffff817ecd30 T iwm_add_sta_cmd
-ffffffff817ecfc0 T iwm_add_aux_sta
-ffffffff817ed140 T iwm_rm_sta_cmd
-ffffffff817ed200 T iwm_scan_rx_chain
-ffffffff817ed280 T iwm_scan_rate_n_flags
-ffffffff817ed3b0 T iwm_lmac_scan_fill_channels
-ffffffff817ed480 T iwm_umac_scan_fill_channels
-ffffffff817ed560 T iwm_fill_probe_req_v1
-ffffffff817ed600 T iwm_fill_probe_req
-ffffffff817ed8c0 T iwm_lmac_scan
-ffffffff817eddd0 T iwm_config_umac_scan
-ffffffff817edfe0 T iwm_umac_scan_size
-ffffffff817ee040 T iwm_get_scan_req_umac_chan_param
-ffffffff817ee090 T iwm_get_scan_req_umac_data
-ffffffff817ee0e0 T iwm_umac_scan
-ffffffff817ee5b0 T iwm_ridx2rate
-ffffffff817ee610 T iwm_ack_rates
-ffffffff817ee8f0 T iwm_mac_ctxt_cmd_common
-ffffffff817eec20 T iwm_mac_ctxt_cmd_fill_sta
-ffffffff817eecd0 T iwm_update_quotas
-ffffffff817eefd0 T iwm_del_task
-ffffffff817ef030 T iwm_scan
-ffffffff817ef2a0 T iwm_scan_abort
-ffffffff817ef3c0 T iwm_bgscan
-ffffffff817ef460 T iwm_umac_scan_abort
-ffffffff817ef4f0 T iwm_lmac_scan_abort
-ffffffff817ef590 T iwm_auth
-ffffffff817efac0 T iwm_deauth
-ffffffff817efe70 T iwm_assoc
-ffffffff817eff20 T iwm_disassoc
-ffffffff817f0030 T iwm_run
-ffffffff817f06d0 T iwm_allow_mcast
-ffffffff817f07d0 T iwm_setrates
-ffffffff817f0ca0 T iwm_run_stop
-ffffffff817f1160 T iwm_node_alloc
-ffffffff817f1180 T iwm_calib_timeout
-ffffffff817f12d0 T iwm_setrates_task
-ffffffff817f1330 T iwm_media_change
-ffffffff817f1510 T iwm_stop
-ffffffff817f1750 T iwm_init
-ffffffff817f18c0 T iwm_newstate_task
-ffffffff817f1b30 T iwm_newstate
-ffffffff817f1c70 T iwm_endscan
-ffffffff817f1cc0 T iwm_fill_sf_command
-ffffffff817f1dc0 T iwm_send_update_mcc_cmd
-ffffffff817f1f20 T iwm_tt_tx_backoff
-ffffffff817f1fb0 T iwm_fill_paging_mem
-ffffffff817f2100 T iwm_alloc_fw_paging_mem
-ffffffff817f22b0 T iwm_init_hw
-ffffffff817f2bb0 T iwm_preinit
-ffffffff817f2da0 T iwm_start
-ffffffff817f2f80 T iwm_watchdog
-ffffffff817f3040 T iwm_ioctl
-ffffffff817f31b0 T iwm_rx_pkt_valid
-ffffffff817f3200 T iwm_rx_pkt
-ffffffff817f40f0 T iwm_notif_intr
-ffffffff817f4250 T iwm_intr
-ffffffff817f4610 T iwm_intr_msix
-ffffffff817f4840 T iwm_match
-ffffffff817f4860 T iwm_attach_hook
-ffffffff817f48a0 T iwm_attach
-ffffffff817f56d0 T iwm_radiotap_attach
-ffffffff817f5760 T iwm_init_task
-ffffffff817f5820 T iwm_resume
-ffffffff817f59d0 T iwm_activate
-ffffffff817f6000 T iwx_is_mimo_ht_plcp
-ffffffff817f6040 T iwx_is_mimo_mcs
-ffffffff817f6080 T iwx_store_cscheme
-ffffffff817f60d0 T iwx_ctxt_info_alloc_dma
-ffffffff817f6160 T iwx_dma_contig_alloc
-ffffffff817f6350 T iwx_ctxt_info_free_paging
-ffffffff817f6480 T iwx_dma_contig_free
-ffffffff817f6540 T iwx_get_num_sections
-ffffffff817f65c0 T iwx_init_fw_sec
-ffffffff817f69d0 T iwx_alloc_fw_monitor_block
-ffffffff817f6a70 T iwx_alloc_fw_monitor
-ffffffff817f6b20 T iwx_apply_debug_destination
-ffffffff817f6eb0 T iwx_nic_lock
-ffffffff817f7070 T iwx_write_prph
-ffffffff817f7150 T iwx_set_bits_prph
-ffffffff817f7240 T iwx_clear_bits_prph
-ffffffff817f7330 T iwx_read_prph
-ffffffff817f7400 T iwx_nic_unlock
-ffffffff817f74b0 T iwx_ctxt_info_init
-ffffffff817f77e0 T iwx_ctxt_info_free
-ffffffff817f78c0 T iwx_ctxt_info_free_fw_img
-ffffffff817f7a40 T iwx_firmware_store_section
-ffffffff817f7ae0 T iwx_set_default_calib
-ffffffff817f7b30 T iwx_fw_info_free
-ffffffff817f7b80 T iwx_read_firmware
-ffffffff817f84e0 T iwx_nic_assert_locked
-ffffffff817f8580 T iwx_write_prph64
-ffffffff817f85c0 T iwx_read_mem
-ffffffff817f8700 T iwx_write_mem
-ffffffff817f8840 T iwx_write_mem32
-ffffffff817f8950 T iwx_poll_bit
-ffffffff817f8a20 T iwx_set_bits_mask_prph
-ffffffff817f8b30 T iwx_alloc_rx_ring
-ffffffff817f8cd0 T iwx_rx_addbuf
-ffffffff817f8e90 T iwx_free_rx_ring
-ffffffff817f9140 T iwx_disable_rx_dma
-ffffffff817f9260 T iwx_reset_rx_ring
-ffffffff817f92e0 T iwx_alloc_tx_ring
-ffffffff817f9500 T iwx_free_tx_ring
-ffffffff817f97b0 T iwx_reset_tx_ring
-ffffffff817f98e0 T iwx_enable_rfkill_int
-ffffffff817f99c0 T iwx_check_rfkill
-ffffffff817f9a60 T iwx_enable_interrupts
-ffffffff817f9b10 T iwx_enable_fwload_interrupt
-ffffffff817f9bf0 T iwx_restore_interrupts
-ffffffff817f9c20 T iwx_disable_interrupts
-ffffffff817f9cf0 T iwx_ict_reset
-ffffffff817f9ec0 T iwx_set_hw_ready
-ffffffff817f9fe0 T iwx_prepare_card_hw
-ffffffff817fa2c0 T iwx_apm_config
-ffffffff817fa3a0 T iwx_apm_init
-ffffffff817fa620 T iwx_apm_stop
-ffffffff817fa820 T iwx_init_msix_hw
-ffffffff817fa8c0 T iwx_conf_msix_hw
-ffffffff817fad80 T iwx_start_hw
-ffffffff817fafc0 T iwx_stop_device
-ffffffff817fb3f0 T iwx_nic_config
-ffffffff817fb470 T iwx_nic_rx_init
-ffffffff817fb4c0 T iwx_nic_init
-ffffffff817fb5d0 T iwx_enable_txq
-ffffffff817fb790 T iwx_send_cmd
-ffffffff817fbd50 T iwx_free_resp
-ffffffff817fbdc0 T iwx_post_alive
-ffffffff817fbea0 T iwx_send_time_event_cmd
-ffffffff817fbfb0 T iwx_protect_session
-ffffffff817fc060 T iwx_unprotect_session
-ffffffff817fc110 T iwx_nvm_read_chunk
-ffffffff817fc290 T iwx_nvm_read_section
-ffffffff817fc350 T iwx_fw_valid_tx_ant
-ffffffff817fc390 T iwx_fw_valid_rx_ant
-ffffffff817fc3d0 T iwx_init_channel_map
-ffffffff817fc4e0 T iwx_setup_ht_rates
-ffffffff817fc570 T iwx_sta_rx_agg
-ffffffff817fc790 T iwx_send_cmd_pdu_status
-ffffffff817fc820 T iwx_htprot_task
-ffffffff817fc8b0 T iwx_mac_ctxt_cmd
-ffffffff817fcab0 T iwx_update_htprot
-ffffffff817fcb20 T iwx_add_task
-ffffffff817fcb90 T iwx_ba_task
-ffffffff817fcd80 T iwx_ampdu_rx_start
-ffffffff817fce70 T iwx_ampdu_rx_stop
-ffffffff817fcf00 T iwx_set_hw_address_8000
-ffffffff817fd0e0 T iwx_parse_nvm_data
-ffffffff817fd2c0 T iwx_parse_nvm_sections
-ffffffff817fd340 T iwx_nvm_init
-ffffffff817fd550 T iwx_load_firmware
-ffffffff817fd650 T iwx_start_fw
-ffffffff817fd870 T iwx_send_tx_ant_cfg
-ffffffff817fd900 T iwx_send_cmd_pdu
-ffffffff817fd980 T iwx_send_phy_cfg_cmd
-ffffffff817fda20 T iwx_send_dqa_cmd
-ffffffff817fdab0 T iwx_load_ucode_wait_alive
-ffffffff817fdb00 T iwx_run_init_mvm_ucode
-ffffffff817fdd40 T iwx_config_ltr
-ffffffff817fde00 T iwx_update_rx_desc
-ffffffff817fde60 T iwx_rxmq_get_signal_strength
-ffffffff817fdeb0 T iwx_rx_rx_phy_cmd
-ffffffff817fdf10 T iwx_get_noise
-ffffffff817fdf80 T iwx_rx_frame
-ffffffff817fe260 T iwx_rx_mpdu_mq
-ffffffff817fe3f0 T iwx_enable_ht_cck_fallback
-ffffffff817fe4c0 T iwx_rx_tx_cmd_single
-ffffffff817fe6e0 T iwx_txd_done
-ffffffff817fe7d0 T iwx_rx_tx_cmd
-ffffffff817fe990 T iwx_rx_bmiss
-ffffffff817fea90 T iwx_binding_cmd
-ffffffff817fec10 T iwx_phy_ctxt_cmd_hdr
-ffffffff817fec80 T iwx_phy_ctxt_cmd_data
-ffffffff817fed90 T iwx_phy_ctxt_cmd
-ffffffff817fef40 T iwx_send_cmd_status
-ffffffff817ff060 T iwx_cmd_done
-ffffffff817ff140 T iwx_tx_fill_cmd
-ffffffff817ff360 T iwx_rval2ridx
-ffffffff817ff3e0 T iwx_tx
-ffffffff817ff940 T iwx_flush_tx_path
-ffffffff817ffa00 T iwx_beacon_filter_send_cmd
-ffffffff817ffa80 T iwx_update_beacon_abort
-ffffffff817ffb70 T iwx_power_build_cmd
-ffffffff817ffc00 T iwx_power_mac_update_mode
-ffffffff817ffe10 T iwx_power_update_device
-ffffffff817ffeb0 T iwx_enable_beacon_filter
-ffffffff817fffa0 T iwx_disable_beacon_filter
-ffffffff81800070 T iwx_add_sta_cmd
-ffffffff81800270 T iwx_add_aux_sta
-ffffffff81800390 T iwx_rm_sta_cmd
-ffffffff81800450 T iwx_umac_scan_fill_channels
-ffffffff81800530 T iwx_fill_probe_req_v1
-ffffffff818005d0 T iwx_fill_probe_req
-ffffffff81800890 T iwx_config_umac_scan
-ffffffff81800aa0 T iwx_umac_scan_size
-ffffffff81800b00 T iwx_get_scan_req_umac_chan_param
-ffffffff81800b50 T iwx_get_scan_req_umac_data
-ffffffff81800ba0 T iwx_umac_scan
-ffffffff81801020 T iwx_ridx2rate
-ffffffff81801080 T iwx_ack_rates
-ffffffff81801360 T iwx_mac_ctxt_cmd_common
-ffffffff81801690 T iwx_mac_ctxt_cmd_fill_sta
-ffffffff81801740 T iwx_clear_statistics
-ffffffff81801820 T iwx_update_quotas
-ffffffff81801b20 T iwx_del_task
-ffffffff81801b80 T iwx_scan
-ffffffff81801d20 T iwx_scan_abort
-ffffffff81801dc0 T iwx_bgscan
-ffffffff81801e40 T iwx_umac_scan_abort
-ffffffff81801ed0 T iwx_enable_data_tx_queues
-ffffffff81801f80 T iwx_auth
-ffffffff818025b0 T iwx_deauth
-ffffffff81802950 T iwx_assoc
-ffffffff81802a80 T iwx_disassoc
-ffffffff81802b90 T iwx_run
-ffffffff818030c0 T iwx_sf_config
-ffffffff81803320 T iwx_allow_mcast
-ffffffff81803420 T iwx_run_stop
-ffffffff818037c0 T iwx_node_alloc
-ffffffff818037e0 T iwx_calib_timeout
-ffffffff818038b0 T iwx_media_change
-ffffffff81803a90 T iwx_stop
-ffffffff81803c80 T iwx_init
-ffffffff81803df0 T iwx_newstate_task
-ffffffff81803f70 T iwx_newstate
-ffffffff81804090 T iwx_endscan
-ffffffff818040e0 T iwx_fill_sf_command
-ffffffff818041e0 T iwx_send_bt_init_conf
-ffffffff81804270 T iwx_send_update_mcc_cmd
-ffffffff818043a0 T iwx_init_hw
-ffffffff81804ad0 T iwx_preinit
-ffffffff81804cc0 T iwx_start
-ffffffff81804ea0 T iwx_watchdog
-ffffffff81804f60 T iwx_ioctl
-ffffffff818050d0 T iwx_nic_umac_error
-ffffffff81805580 T iwx_desc_lookup
-ffffffff81805710 T iwx_nic_error
-ffffffff81805bd0 T iwx_rx_pkt_valid
-ffffffff81805c20 T iwx_rx_pkt
-ffffffff81806740 T iwx_notif_intr
-ffffffff81806870 T iwx_intr
-ffffffff81806d50 T iwx_intr_msix
-ffffffff818070b0 T iwx_match
-ffffffff818070d0 T iwx_attach_hook
-ffffffff81807110 T iwx_attach
-ffffffff81807cf0 T iwx_radiotap_attach
-ffffffff81807d90 T iwx_init_task
-ffffffff81807e50 T iwx_resume
-ffffffff81807fe0 T iwx_activate
-ffffffff81809000 T cmpci_match
-ffffffff81809020 T cmpci_attach
-ffffffff81809500 T cmpci_activate
-ffffffff81809580 T cmpci_open
-ffffffff818095b0 T cmpci_close
-ffffffff818095e0 T cmpci_set_params
-ffffffff8180a060 T cmpci_round_blocksize
-ffffffff8180a090 T cmpci_halt_output
-ffffffff8180a250 T cmpci_halt_input
-ffffffff8180a3e0 T cmpci_set_port
-ffffffff8180a540 T cmpci_get_port
-ffffffff8180a610 T cmpci_query_devinfo
-ffffffff8180ae20 T cmpci_malloc
-ffffffff8180ae80 T cmpci_free
-ffffffff8180af50 T cmpci_round_buffersize
-ffffffff8180af90 T cmpci_get_props
-ffffffff8180afc0 T cmpci_trigger_output
-ffffffff8180b2a0 T cmpci_trigger_input
-ffffffff8180b540 T cmpci_mixerreg_read
-ffffffff8180b5d0 T cmpci_mixerreg_write
-ffffffff8180b640 T cmpci_reg_partial_write_1
-ffffffff8180b6d0 T cmpci_reg_partial_write_4
-ffffffff8180b760 T cmpci_reg_set_1
-ffffffff8180b7c0 T cmpci_reg_clear_1
-ffffffff8180b830 T cmpci_reg_set_4
-ffffffff8180b890 T cmpci_reg_clear_4
-ffffffff8180b900 T cmpci_reg_set_reg_misc
-ffffffff8180b940 T cmpci_reg_clear_reg_misc
-ffffffff8180b980 T cmpci_rate_to_index
-ffffffff8180ba00 T cmpci_index_to_rate
-ffffffff8180ba30 T cmpci_index_to_divider
-ffffffff8180ba60 T cmpci_intr
-ffffffff8180bd90 T cmpci_set_mixer_gain
-ffffffff8180c560 T cmpci_resume
-ffffffff8180c5d0 T cmpci_alloc_dmamem
-ffffffff8180c7b0 T cmpci_free_dmamem
-ffffffff8180c870 T cmpci_find_dmamem
-ffffffff8180c8c0 T cmpci_adjust
-ffffffff8180c900 T cmpci_set_out_ports
-ffffffff8180cf60 T cmpci_set_in_ports
-ffffffff8180e000 T iha_pci_probe
-ffffffff8180e060 T iha_pci_attach
-ffffffff8180f000 T pcscp_match
-ffffffff8180f030 T pcscp_attach
-ffffffff8180f420 T pcscp_read_reg
-ffffffff8180f450 T pcscp_write_reg
-ffffffff8180f480 T pcscp_dma_isintr
-ffffffff8180f4d0 T pcscp_dma_reset
-ffffffff8180f530 T pcscp_dma_intr
-ffffffff8180fb00 T pcscp_dma_setup
-ffffffff8180fd70 T pcscp_dma_go
-ffffffff8180fea0 T pcscp_dma_stop
-ffffffff8180ff30 T pcscp_dma_isactive
-ffffffff81810000 T bge_probe
-ffffffff81810020 T bge_attach
-ffffffff818115e0 T bge_detach
-ffffffff81811730 T bge_activate
-ffffffff818117d0 T bge_readmem_ind
-ffffffff81811880 T bge_writemem_ind
-ffffffff81811940 T bge_writereg_ind
-ffffffff81811990 T bge_writembx
-ffffffff818119d0 T bge_ape_lock_init
-ffffffff81811bf0 T bge_ape_read_fw_ver
-ffffffff81811d50 T bge_ape_lock
-ffffffff81811f10 T bge_ape_unlock
-ffffffff81811fe0 T bge_ape_send_event
-ffffffff818121e0 T bge_ape_driver_state_change
-ffffffff818123c0 T bge_nvram_getbyte
-ffffffff81812620 T bge_read_nvram
-ffffffff818126d0 T bge_eeprom_getbyte
-ffffffff81812870 T bge_read_eeprom
-ffffffff81812900 T bge_miibus_readreg
-ffffffff81812be0 T bge_miibus_writereg
-ffffffff81812ef0 T bge_miibus_statchg
-ffffffff818130e0 T bge_newbuf
-ffffffff81813260 T bge_newbuf_jumbo
-ffffffff818134d0 T bge_init_rx_ring_std
-ffffffff81813640 T bge_fill_rx_ring_std
-ffffffff81813790 T bge_rxtick
-ffffffff818137d0 T bge_rxtick_jumbo
-ffffffff81813810 T bge_fill_rx_ring_jumbo
-ffffffff81813960 T bge_free_rx_ring_std
-ffffffff81813a70 T bge_init_rx_ring_jumbo
-ffffffff81813c70 T bge_free_rx_ring_jumbo
-ffffffff81813dc0 T bge_free_tx_ring
-ffffffff81813e90 T bge_init_tx_ring
-ffffffff818140a0 T bge_iff
-ffffffff81814200 T bge_sig_pre_reset
-ffffffff81814230 T bge_sig_post_reset
-ffffffff818142b0 T bge_sig_legacy
-ffffffff818142e0 T bge_stop_fw
-ffffffff81814310 T bge_dma_swap_options
-ffffffff81814350 T bge_phy_addr
-ffffffff81814410 T bge_chipinit
-ffffffff81814890 T bge_blockinit
-ffffffff81815fe0 T bge_lookup_rev
-ffffffff818162a0 T bge_can_use_msi
-ffffffff81816300 T bge_reset
-ffffffff81816d00 T bge_ioctl
-ffffffff81817070 T bge_start
-ffffffff81817250 T bge_watchdog
-ffffffff818172b0 T bge_intr
-ffffffff818174b0 T bge_ifmedia_upd
-ffffffff81817790 T bge_ifmedia_sts
-ffffffff81817880 T bge_tick
-ffffffff81817a40 T bge_stop
-ffffffff818188b0 T bge_init
-ffffffff81818de0 T bge_rxeof
-ffffffff81819200 T bge_rxcsum
-ffffffff818192a0 T bge_txeof
-ffffffff818194a0 T bge_link_upd
-ffffffff81819800 T bge_stats_update_regs
-ffffffff818199f0 T bge_stats_update
-ffffffff81819b10 T bge_compact_dma_runt
-ffffffff81819cf0 T bge_cksum_pad
-ffffffff81819dd0 T bge_encap
-ffffffff8181a120 T bge_rxrinfo
-ffffffff8181a280 T bge_stop_block
-ffffffff8181b000 T bnx_probe
-ffffffff8181b020 T bnx_attach
-ffffffff8181b430 T nswaph
-ffffffff8181b480 T bnx_read_firmware
-ffffffff8181c060 T bnx_read_rv2p
-ffffffff8181c180 T bnx_reg_rd_ind
-ffffffff8181c1d0 T bnx_intr
-ffffffff8181c430 T bnx_attachhook
-ffffffff8181c8a0 T bnx_release_resources
-ffffffff8181c910 T bnx_reset
-ffffffff8181ce10 T bnx_chipinit
-ffffffff8181d0a0 T bnx_nvram_test
-ffffffff8181d200 T bnx_get_mac_addr
-ffffffff8181d320 T bnx_get_media
-ffffffff8181d4c0 T bnx_dma_alloc
-ffffffff8181de40 T bnx_ioctl
-ffffffff8181e070 T bnx_start
-ffffffff8181e210 T bnx_watchdog
-ffffffff8181e290 T bnx_miibus_read_reg
-ffffffff8181e500 T bnx_miibus_write_reg
-ffffffff8181e750 T bnx_miibus_statchg
-ffffffff8181e950 T bnx_init_media
-ffffffff8181e9e0 T bnx_ifmedia_upd
-ffffffff8181ea70 T bnx_ifmedia_sts
-ffffffff8181eae0 T bnx_tick
-ffffffff8181ebf0 T bnx_rxrefill
-ffffffff8181ec40 T bnx_mgmt_init
-ffffffff8181ed50 T bnx_reg_wr_ind
-ffffffff8181eda0 T bnx_ctx_wr
-ffffffff8181ef90 T bnx_acquire_nvram_lock
-ffffffff8181f040 T bnx_release_nvram_lock
-ffffffff8181f0f0 T bnx_enable_nvram_access
-ffffffff8181f150 T bnx_disable_nvram_access
-ffffffff8181f1b0 T bnx_nvram_read_dword
-ffffffff8181f330 T bnx_init_nvram
-ffffffff8181fae0 T bnx_nvram_read
-ffffffff8181fe30 T bnx_dma_free
-ffffffff81820360 T bnx_fw_sync
-ffffffff81820540 T bnx_load_rv2p_fw
-ffffffff81820660 T bnx_load_cpu_fw
-ffffffff81820ad0 T bnx_init_cpus
-ffffffff81821270 T bnx_init_context
-ffffffff81821920 T bnx_set_mac_addr
-ffffffff818219a0 T bnx_stop
-ffffffff81821c70 T bnx_disable_intr
-ffffffff81821cc0 T bnx_free_rx_chain
-ffffffff81821d70 T bnx_free_tx_chain
-ffffffff81821e50 T bnx_blockinit
-ffffffff81822440 T bnx_get_buf
-ffffffff81822620 T bnx_init_tx_context
-ffffffff81822700 T bnx_init_tx_chain
-ffffffff81822790 T bnx_init_rx_context
-ffffffff81822850 T bnx_fill_rx_chain
-ffffffff81822990 T bnx_init_rx_chain
-ffffffff81822a80 T bnx_phy_intr
-ffffffff81822b20 T bnx_rx_intr
-ffffffff81822e50 T bnx_tx_intr
-ffffffff81822fb0 T bnx_enable_intr
-ffffffff81823070 T bnx_init
-ffffffff81823400 T bnx_iff
-ffffffff81823810 T bnx_tx_encap
-ffffffff81823a60 T bnx_stats_update
-ffffffff81824000 T vge_probe
-ffffffff81824020 T vge_attach
-ffffffff818243f0 T vge_detach
-ffffffff818244a0 T vge_read_eeprom
-ffffffff818245a0 T vge_miipoll_stop
-ffffffff81824660 T vge_miipoll_start
-ffffffff818247c0 T vge_miibus_readreg
-ffffffff818249b0 T vge_miibus_writereg
-ffffffff81824b90 T vge_cam_clear
-ffffffff81824ef0 T vge_cam_set
-ffffffff818252b0 T vge_iff
-ffffffff81825470 T vge_reset
-ffffffff81825620 T vge_allocmem
-ffffffff81825a40 T vge_freemem
-ffffffff81825b80 T vge_intr
-ffffffff81825d80 T vge_ioctl
-ffffffff81825ed0 T vge_start
-ffffffff818260e0 T vge_watchdog
-ffffffff81826150 T vge_miibus_statchg
-ffffffff81826380 T vge_ifmedia_upd
-ffffffff818263a0 T vge_ifmedia_sts
-ffffffff81826400 T vge_tick
-ffffffff818264d0 T vge_stop
-ffffffff818266c0 T vge_newbuf
-ffffffff818268e0 T vge_tx_list_init
-ffffffff81826980 T vge_rx_list_init
-ffffffff81826a70 T vge_rxeof
-ffffffff81826f10 T vge_txeof
-ffffffff818270a0 T vge_init
-ffffffff81827830 T vge_encap
-ffffffff81828000 T stge_match
-ffffffff81828020 T stge_attach
-ffffffff818288a0 T stge_mii_bitbang_read
-ffffffff818288f0 T stge_mii_bitbang_write
-ffffffff81828920 T stge_tick
-ffffffff81828a50 T stge_intr
-ffffffff81828d40 T stge_reset
-ffffffff81828e30 T stge_read_eeprom
-ffffffff81828f70 T stge_mii_readreg
-ffffffff81828f90 T stge_mii_writereg
-ffffffff81828fb0 T stge_mii_statchg
-ffffffff81829000 T stge_mediachange
-ffffffff81829050 T stge_mediastatus
-ffffffff818290b0 T stge_ioctl
-ffffffff81829200 T stge_start
-ffffffff81829500 T stge_watchdog
-ffffffff81829590 T stge_txintr
-ffffffff818296d0 T stge_init
-ffffffff81829ef0 T stge_stop
-ffffffff8182a110 T stge_iff
-ffffffff8182a240 T stge_rxintr
-ffffffff8182a740 T stge_stats_update
-ffffffff8182a860 T stge_add_rxbuf
-ffffffff8182aa70 T stge_rxdrain
-ffffffff8182b000 T nfe_match
-ffffffff8182b020 T nfe_attach
-ffffffff8182b6a0 T nfe_activate
-ffffffff8182b720 T nfe_stop
-ffffffff8182b8b0 T nfe_init
-ffffffff8182be70 T nfe_intr
-ffffffff8182bf60 T nfe_get_macaddr
-ffffffff8182c050 T nfe_alloc_tx_ring
-ffffffff8182c280 T nfe_alloc_rx_ring
-ffffffff8182c600 T nfe_free_tx_ring
-ffffffff8182c760 T nfe_ioctl
-ffffffff8182c8b0 T nfe_start
-ffffffff8182ca80 T nfe_watchdog
-ffffffff8182cae0 T nfe_wol
-ffffffff8182cb70 T nfe_miibus_readreg
-ffffffff8182cd00 T nfe_miibus_writereg
-ffffffff8182ce70 T nfe_miibus_statchg
-ffffffff8182cfe0 T nfe_ifmedia_upd
-ffffffff8182d030 T nfe_ifmedia_sts
-ffffffff8182d090 T nfe_tick
-ffffffff8182d0e0 T nfe_rxeof
-ffffffff8182d510 T nfe_txeof
-ffffffff8182d7c0 T nfe_iff
-ffffffff8182dac0 T nfe_txdesc32_sync
-ffffffff8182db00 T nfe_txdesc64_sync
-ffffffff8182db40 T nfe_txdesc32_rsync
-ffffffff8182dbd0 T nfe_txdesc64_rsync
-ffffffff8182dc60 T nfe_rxdesc32_sync
-ffffffff8182dca0 T nfe_rxdesc64_sync
-ffffffff8182dce0 T nfe_encap
-ffffffff8182dfa0 T nfe_set_macaddr
-ffffffff8182e010 T nfe_reset_tx_ring
-ffffffff8182e140 T nfe_reset_rx_ring
-ffffffff8182e210 T nfe_free_rx_ring
-ffffffff8182f000 T et_match
-ffffffff8182f020 T et_attach
-ffffffff8182f5c0 T et_detach
-ffffffff8182f6a0 T et_intr
-ffffffff8182f7b0 T et_bus_config
-ffffffff8182f840 T et_get_eaddr
-ffffffff8182f8c0 T et_reset
-ffffffff8182f960 T et_disable_intrs
-ffffffff8182f990 T et_dma_alloc
-ffffffff8182fb80 T et_ioctl
-ffffffff8182fcf0 T et_start
-ffffffff8182fe10 T et_watchdog
-ffffffff8182fe50 T et_chip_attach
-ffffffff8182ff50 T et_miibus_readreg
-ffffffff818300a0 T et_miibus_writereg
-ffffffff818301d0 T et_miibus_statchg
-ffffffff818302c0 T et_ifmedia_upd
-ffffffff81830340 T et_ifmedia_sts
-ffffffff818303a0 T et_tick
-ffffffff818303f0 T et_txtick
-ffffffff81830420 T et_stop
-ffffffff81830650 T et_dma_free
-ffffffff81830810 T et_stop_rxdma
-ffffffff818308c0 T et_stop_txdma
-ffffffff81830910 T et_free_tx_ring
-ffffffff818309b0 T et_free_rx_ring
-ffffffff81830ae0 T et_enable_intrs
-ffffffff81830b10 T et_dma_mem_create
-ffffffff81830cd0 T et_dma_mbuf_create
-ffffffff81831000 T et_dma_mem_destroy
-ffffffff81831070 T et_dma_mbuf_destroy
-ffffffff818311d0 T et_rxeof
-ffffffff81831580 T et_txeof
-ffffffff81831790 T et_init
-ffffffff818319f0 T et_init_tx_ring
-ffffffff81831aa0 T et_init_rx_ring
-ffffffff81831bf0 T et_chip_init
-ffffffff81831ed0 T et_enable_txrx
-ffffffff81832000 T et_start_rxdma
-ffffffff818320d0 T et_start_txdma
-ffffffff81832120 T et_setmulti
-ffffffff818323d0 T et_encap
-ffffffff818327f0 T et_init_mac
-ffffffff81832950 T et_init_rxmac
-ffffffff81832bf0 T et_init_txmac
-ffffffff81832c70 T et_init_rxdma
-ffffffff81832fe0 T et_init_txdma
-ffffffff81833110 T et_newbuf_cluster
-ffffffff81833120 T et_newbuf
-ffffffff81833360 T et_newbuf_hdr
-ffffffff81834000 T jme_match
-ffffffff81834020 T jme_attach
-ffffffff818345c0 T jme_miibus_readreg
-ffffffff818346d0 T jme_miibus_writereg
-ffffffff818347f0 T jme_miibus_statchg
-ffffffff81834d20 T jme_stop_rx
-ffffffff81834e10 T jme_stop_tx
-ffffffff81834ef0 T jme_rxeof
-ffffffff81835030 T jme_txeof
-ffffffff81835260 T jme_init_tx_ring
-ffffffff81835310 T jme_init_ssb
-ffffffff81835370 T jme_mac_config
-ffffffff81835770 T jme_mediastatus
-ffffffff818357d0 T jme_mediachange
-ffffffff81835820 T jme_eeprom_read_byte
-ffffffff81835970 T jme_eeprom_macaddr
-ffffffff81835ac0 T jme_reg_macaddr
-ffffffff81835b60 T jme_map_intr_vector
-ffffffff81835c00 T jme_intr
-ffffffff81835db0 T jme_reset
-ffffffff81835e20 T jme_dma_alloc
-ffffffff818363f0 T jme_ioctl
-ffffffff81836540 T jme_start
-ffffffff81836690 T jme_watchdog
-ffffffff81836730 T jme_tick
-ffffffff81836790 T jme_detach
-ffffffff81836850 T jme_stop
-ffffffff81836b40 T jme_dma_free
-ffffffff81836c70 T jme_encap
-ffffffff81836f00 T jme_init
-ffffffff81837690 T jme_iff
-ffffffff81837800 T jme_discard_rxbufs
-ffffffff81837880 T jme_rxpkt
-ffffffff81837c20 T jme_newbuf
-ffffffff81837d90 T jme_init_rx_ring
-ffffffff81837ec0 T jme_set_vlan
-ffffffff81838000 T age_match
-ffffffff81838020 T age_attach
-ffffffff818384c0 T age_intr
-ffffffff818386b0 T age_phy_reset
-ffffffff81838f60 T age_reset
-ffffffff81839090 T age_dma_alloc
-ffffffff818397f0 T age_get_macaddr
-ffffffff818399e0 T age_ioctl
-ffffffff81839b30 T age_start
-ffffffff81839ca0 T age_watchdog
-ffffffff81839d30 T age_miibus_readreg
-ffffffff81839e30 T age_miibus_writereg
-ffffffff81839f30 T age_miibus_statchg
-ffffffff8183a110 T age_mediachange
-ffffffff8183a160 T age_mediastatus
-ffffffff8183a1c0 T age_tick
-ffffffff8183a220 T age_dma_free
-ffffffff8183a4d0 T age_detach
-ffffffff8183a590 T age_stop
-ffffffff8183a8a0 T age_stop_rxmac
-ffffffff8183a9e0 T age_stop_txmac
-ffffffff8183ab20 T age_mac_config
-ffffffff8183abd0 T age_rxintr
-ffffffff8183ada0 T age_txintr
-ffffffff8183af60 T age_init
-ffffffff8183b960 T age_stats_update
-ffffffff8183bc80 T age_encap
-ffffffff8183bf00 T age_iff
-ffffffff8183c070 T age_rxeof
-ffffffff8183c3c0 T age_newbuf
-ffffffff8183c550 T age_init_rx_ring
-ffffffff8183c630 T age_init_rr_ring
-ffffffff8183c6b0 T age_init_tx_ring
-ffffffff8183c760 T age_init_cmb_block
-ffffffff8183c7b0 T age_init_smb_block
-ffffffff8183c800 T age_rxvlan
-ffffffff8183d000 T alc_match
-ffffffff8183d020 T alc_attach
-ffffffff8183d8a0 T alc_detach
-ffffffff8183d970 T alc_activate
-ffffffff8183d9f0 T alc_miibus_readreg
-ffffffff8183dba0 T alc_mii_readreg_816x
-ffffffff8183dca0 T alc_mii_readreg_813x
-ffffffff8183ddb0 T alc_miibus_writereg
-ffffffff8183df70 T alc_mii_writereg_816x
-ffffffff8183e080 T alc_mii_writereg_813x
-ffffffff8183e180 T alc_miibus_statchg
-ffffffff8183e570 T alc_stop_mac
-ffffffff8183e660 T alc_start_queue
-ffffffff8183e720 T alc_mac_config
-ffffffff8183e800 T alc_aspm
-ffffffff8183e8d0 T alc_dsp_fixup
-ffffffff8183eeb0 T alc_miidbg_readreg
-ffffffff8183eef0 T alc_miidbg_writereg
-ffffffff8183ef30 T alc_miiext_readreg
-ffffffff8183f060 T alc_miiext_writereg
-ffffffff8183f1a0 T alc_mediastatus
-ffffffff8183f210 T alc_mediachange
-ffffffff8183f260 T alc_get_macaddr
-ffffffff8183f280 T alc_get_macaddr_816x
-ffffffff8183f510 T alc_get_macaddr_813x
-ffffffff8183f9d0 T alc_get_macaddr_par
-ffffffff8183fa80 T alc_disable_l0s_l1
-ffffffff8183fb00 T alc_phy_reset
-ffffffff8183fb20 T alc_phy_reset_816x
-ffffffff81840390 T alc_phy_reset_813x
-ffffffff81840780 T alc_phy_down
-ffffffff818408b0 T alc_aspm_816x
-ffffffff81840960 T alc_aspm_813x
-ffffffff81840b50 T alc_init_pcie
-ffffffff81840f00 T alc_config_msi
-ffffffff81840fd0 T alc_intr
-ffffffff818411b0 T alc_reset
-ffffffff81841580 T alc_dma_alloc
-ffffffff81841ce0 T alc_ioctl
-ffffffff81841e30 T alc_start
-ffffffff81841fd0 T alc_watchdog
-ffffffff81842040 T alc_tick
-ffffffff818420a0 T alc_dma_free
-ffffffff81842350 T alc_stop
-ffffffff81842690 T alc_init
-ffffffff818435e0 T alc_encap
-ffffffff81843820 T alc_txeof
-ffffffff81843a20 T alc_iff
-ffffffff81843b90 T alc_stats_clear
-ffffffff81843cc0 T alc_stats_update
-ffffffff81844130 T alc_rxintr
-ffffffff81844350 T alc_newbuf
-ffffffff818444c0 T alc_rxeof
-ffffffff81844750 T alc_osc_reset
-ffffffff818448f0 T alc_init_rx_ring
-ffffffff818449f0 T alc_init_rr_ring
-ffffffff81844a70 T alc_init_tx_ring
-ffffffff81844b20 T alc_init_cmb
-ffffffff81844b60 T alc_init_smb
-ffffffff81844bb0 T alc_rxvlan
-ffffffff81844c20 T alc_stop_queue
-ffffffff81845000 T ale_match
-ffffffff81845020 T ale_attach
-ffffffff81845580 T ale_activate
-ffffffff81845600 T ale_miibus_readreg
-ffffffff81845720 T ale_miibus_writereg
-ffffffff81845820 T ale_miibus_statchg
-ffffffff81845a60 T ale_stop_mac
-ffffffff81845b50 T ale_mac_config
-ffffffff81845c00 T ale_mediastatus
-ffffffff81845c70 T ale_mediachange
-ffffffff81845cc0 T ale_get_macaddr
-ffffffff81845eb0 T ale_phy_reset
-ffffffff818464f0 T ale_intr
-ffffffff81846640 T ale_reset
-ffffffff818467a0 T ale_dma_alloc
-ffffffff81846f10 T ale_ioctl
-ffffffff81847060 T ale_start
-ffffffff818471c0 T ale_watchdog
-ffffffff81847230 T ale_tick
-ffffffff81847290 T ale_dma_free
-ffffffff81847530 T ale_detach
-ffffffff818475f0 T ale_stop
-ffffffff818478c0 T ale_init
-ffffffff818482e0 T ale_encap
-ffffffff81848540 T ale_txeof
-ffffffff81848700 T ale_iff
-ffffffff81848870 T ale_stats_clear
-ffffffff81848940 T ale_stats_update
-ffffffff81848cb0 T ale_rxeof
-ffffffff81848f70 T ale_rx_update_page
-ffffffff818490b0 T ale_rxcsum
-ffffffff81849170 T ale_init_rx_pages
-ffffffff818492a0 T ale_init_tx_ring
-ffffffff81849390 T ale_rxvlan
-ffffffff8184a000 T amdpm_match
-ffffffff8184a020 T amdpm_attach
-ffffffff8184a380 T amdpm_activate
-ffffffff8184a3e0 T amdpm_rnd_callout
-ffffffff8184a440 T amdpm_i2c_acquire_bus
-ffffffff8184a4a0 T amdpm_i2c_release_bus
-ffffffff8184a4f0 T amdpm_i2c_exec
-ffffffff8184a870 T amdpm_get_timecount
-ffffffff8184a8a0 T amdpm_intr
-ffffffff8184b000 T bce_probe
-ffffffff8184b020 T bce_attach
-ffffffff8184bad0 T bce_activate
-ffffffff8184bb40 T bce_intr
-ffffffff8184be20 T bce_reset
-ffffffff8184c460 T bce_ioctl
-ffffffff8184c5c0 T bce_start
-ffffffff8184c810 T bce_watchdog
-ffffffff8184c850 T bce_mii_read
-ffffffff8184c970 T bce_mii_write
-ffffffff8184caa0 T bce_statchg
-ffffffff8184ce30 T bce_mediachange
-ffffffff8184ce80 T bce_mediastatus
-ffffffff8184cee0 T bce_tick
-ffffffff8184cf30 T bce_stop
-ffffffff8184d050 T bce_init
-ffffffff8184d470 T bce_iff
-ffffffff8184d570 T bce_rxintr
-ffffffff8184d710 T bce_txintr
-ffffffff8184d7f0 T bce_add_rxbuf
-ffffffff8184d8b0 T bce_add_mac
-ffffffff8184e000 T ath_pci_match
-ffffffff8184e060 T ath_pci_attach
-ffffffff8184e260 T ath_pci_detach
-ffffffff8184f000 T athn_pci_match
-ffffffff8184f020 T athn_pci_attach
-ffffffff8184f2a0 T athn_pci_detach
-ffffffff8184f320 T athn_pci_activate
-ffffffff8184f3d0 T athn_pci_read
-ffffffff8184f3f0 T athn_pci_write
-ffffffff8184f420 T athn_pci_write_barrier
-ffffffff8184f450 T athn_pci_disable_aspm
-ffffffff8184f4b0 T athn_pci_wakeup
-ffffffff81850000 T atw_pci_match
-ffffffff81850020 T atw_pci_attach
-ffffffff818502a0 T atw_pci_detach
-ffffffff81850320 t atw_pci_enable
-ffffffff818503b0 t atw_pci_disable
-ffffffff81851000 T rtw_pci_match
-ffffffff81851020 T rtw_pci_attach
-ffffffff81851240 T rtw_pci_detach
-ffffffff818512c0 T rtw_pci_enable
-ffffffff81851350 T rtw_pci_disable
-ffffffff81852000 T rtwn_pci_match
-ffffffff81852020 T rtwn_pci_attach
-ffffffff81852590 T rtwn_pci_detach
-ffffffff818526a0 T rtwn_pci_activate
-ffffffff818526b0 T rtwn_calib_to
-ffffffff81852710 T rtwn_scan_to
-ffffffff81852720 T rtwn_intr
-ffffffff81852a10 T rtwn_alloc_rx_list
-ffffffff81852d50 T rtwn_alloc_tx_list
-ffffffff81852fd0 T rtwn_free_rx_list
-ffffffff81853110 T rtwn_pci_write_1
-ffffffff81853140 T rtwn_pci_write_2
-ffffffff81853170 T rtwn_pci_write_4
-ffffffff818531a0 T rtwn_pci_read_1
-ffffffff818531c0 T rtwn_pci_read_2
-ffffffff818531e0 T rtwn_pci_read_4
-ffffffff81853200 T rtwn_tx
-ffffffff818537f0 T rtwn_power_on
-ffffffff81853820 T rtwn_dma_init
-ffffffff81853bc0 T rtwn_pci_load_firmware
-ffffffff81853c70 T rtwn_fw_loadpage
-ffffffff81853db0 T rtwn_mac_init
-ffffffff81853f10 T rtwn_bb_init
-ffffffff818543b0 T rtwn_alloc_buffers
-ffffffff818543e0 T rtwn_pci_init
-ffffffff818544b0 T rtwn_pci_stop
-ffffffff81854600 T rtwn_is_oactive
-ffffffff81854630 T rtwn_next_calib
-ffffffff81854650 T rtwn_cancel_calib
-ffffffff81854690 T rtwn_pci_next_scan
-ffffffff818546b0 T rtwn_cancel_scan
-ffffffff818546f0 T rtwn_wait_async
-ffffffff81854720 T rtwn_free_tx_list
-ffffffff81854880 T rtwn_setup_rx_desc
-ffffffff818548f0 T rtwn_reset_rx_list
-ffffffff81854990 T rtwn_reset_tx_list
-ffffffff81854ae0 T rtwn_rx_frame
-ffffffff81855010 T rtwn_tx_done
-ffffffff818551a0 T rtwn_poll_c2h_events
-ffffffff81855330 T rtwn_pci_92c_stop
-ffffffff81855520 T rtwn_pci_88e_stop
-ffffffff81855910 T rtwn_pci_23a_stop
-ffffffff81855cd0 T rtwn_88e_intr
-ffffffff81856020 T rtwn_llt_write
-ffffffff818560f0 T rtwn_llt_init
-ffffffff818563b0 T rtwn_92c_power_on
-ffffffff81856870 T rtwn_88e_power_on
-ffffffff81856c90 T rtwn_23a_power_on
-ffffffff81857140 T rtwn_tx_report
-ffffffff81858000 T ral_pci_match
-ffffffff81858020 T ral_pci_attach
-ffffffff81858200 T ral_pci_detach
-ffffffff81858290 T ral_pci_activate
-ffffffff81858310 T ral_pci_wakeup
-ffffffff81859000 T acx_pci_match
-ffffffff81859020 T acx_pci_attach
-ffffffff81859240 T acx_pci_detach
-ffffffff8185a000 T pgt_pci_match
-ffffffff8185a020 T pgt_pci_attach
-ffffffff8185a1f0 T pgt_pci_detach
-ffffffff8185b000 T malo_pci_match
-ffffffff8185b020 T malo_pci_attach
-ffffffff8185b1c0 T malo_pci_detach
-ffffffff8185b210 T malo_pci_activate
-ffffffff8185b270 T malo_pci_wakeup
-ffffffff8185c000 T bwi_pci_match
-ffffffff8185c070 T bwi_pci_attach
-ffffffff8185c280 T bwi_pci_detach
-ffffffff8185c2d0 T bwi_pci_activate
-ffffffff8185c330 T bwi_reset_bcm4331
-ffffffff8185c450 T bwi_pci_conf_write
-ffffffff8185c480 T bwi_pci_conf_read
-ffffffff8185c4a0 T bwi_pci_wakeup
-ffffffff8185d000 T piixpm_match
-ffffffff8185d020 T piixpm_attach
-ffffffff8185d4b0 T piixpm_intr
-ffffffff8185d5c0 T piixpm_i2c_acquire_bus
-ffffffff8185d6c0 T piixpm_i2c_release_bus
-ffffffff8185d790 T piixpm_i2c_exec
-ffffffff8185e000 T vic_match
-ffffffff8185e0a0 T vic_attach
-ffffffff8185e430 T vic_intr
-ffffffff8185e4a0 T vic_query
-ffffffff8185e700 T vic_alloc_data
-ffffffff8185ea00 T vic_tick
-ffffffff8185ea70 T vic_ioctl
-ffffffff8185ecb0 T vic_start
-ffffffff8185eff0 T vic_watchdog
-ffffffff8185f020 T vic_media_change
-ffffffff8185f050 T vic_media_status
-ffffffff8185f100 T vic_read
-ffffffff8185f120 T vic_read_cmd
-ffffffff8185f170 T vic_getlladdr
-ffffffff8185f220 T vic_alloc_dmamem
-ffffffff8185f390 T vic_rx_fill
-ffffffff8185f570 T vic_alloc_mbuf
-ffffffff8185f630 T vic_init_data
-ffffffff8185f9e0 T vic_uninit_data
-ffffffff8185fba0 T vic_link_state
-ffffffff8185fc20 T vic_write
-ffffffff8185fc70 T vic_rx_proc
-ffffffff8185fed0 T vic_tx_proc
-ffffffff81860040 T vic_iff
-ffffffff81860180 T vic_setlladdr
-ffffffff818601e0 T vic_load_txb
-ffffffff81860290 T vic_init
-ffffffff81860430 T vic_stop
-ffffffff81860560 T vic_rxrinfo
-ffffffff81860640 T vic_free_dmamem
-ffffffff81861000 T vmxnet3_match
-ffffffff81861020 T vmxnet3_attach
-ffffffff81861560 T vmxnet3_dma_init
-ffffffff81861700 T vmxnet3_intr
-ffffffff818617a0 T vmxnet3_intr_intx
-ffffffff81861870 T vmxnet3_ioctl
-ffffffff81861a00 T vmxnet3_start
-ffffffff81861d20 T vmxnet3_watchdog
-ffffffff81861d70 T vmxnet3_media_change
-ffffffff81861da0 T vmxnet3_media_status
-ffffffff81861ea0 T vmxnet3_link_state
-ffffffff81861f60 T vmxnet3_dma_allocmem
-ffffffff818620b0 T vmxnet3_alloc_txring
-ffffffff81862210 T vmxnet3_alloc_rxring
-ffffffff818624a0 T vmxnet3_rxfill_tick
-ffffffff81862510 T vmxnet3_txinit
-ffffffff81862570 T vmxnet3_rxfill
-ffffffff818627e0 T vmxnet3_rxinit
-ffffffff818628a0 T vmxnet3_txstop
-ffffffff81862930 T vmxnet3_rxstop
-ffffffff81862a20 T vmxnet3_enable_all_intrs
-ffffffff81862a50 T vmxnet3_disable_all_intrs
-ffffffff81862a80 T vmxnet3_evintr
-ffffffff81862c40 T vmxnet3_rxintr
-ffffffff81862fd0 T vmxnet3_txintr
-ffffffff81863170 T vmxnet3_init
-ffffffff81863410 T vmxnet3_rx_csum
-ffffffff81863470 T vmxnet3_iff
-ffffffff818635b0 T vmxnet3_stop
-ffffffff818636a0 T vmxnet3_reset
-ffffffff81864000 T vmwpvs_match
-ffffffff81864030 T vmwpvs_attach
-ffffffff81864dd0 T vmwpvs_scsi_cmd
-ffffffff81865220 T vmwpvs_intx
-ffffffff818652a0 T vmwpvs_msg_task
-ffffffff81865520 T vmwpvs_intr
-ffffffff81865700 T vmwpvs_get_config
-ffffffff81865900 T vmwpvs_dmamem_zalloc
-ffffffff81865960 T vmwpvs_dmamem_alloc
-ffffffff81865ae0 T vmwpvs_ccb_put
-ffffffff81865b40 T vmwpvs_setup_rings
-ffffffff81865c70 T vmwpvs_setup_msg_ring
-ffffffff81865d60 T vmwpvs_ccb_get
-ffffffff81865de0 T vmwpvs_dmamem_free
-ffffffff81865e60 T vmwpvs_cmd
-ffffffff81865f00 T vmwpvs_scsi_cmd_done
-ffffffff818660d0 T vmwpvs_scsi_cmd_poll
-ffffffff81867000 T lii_match
-ffffffff81867020 T lii_attach
-ffffffff81867430 T lii_activate
-ffffffff81867520 T lii_reset
-ffffffff81867800 T lii_spi_configure
-ffffffff818678f0 T lii_eeprom_present
-ffffffff81867980 T lii_eeprom_read
-ffffffff818679b0 T lii_spi_read
-ffffffff81867c70 T lii_read_macaddr
-ffffffff81867df0 T lii_intr
-ffffffff81867f00 T lii_alloc_rings
-ffffffff81868110 T lii_tick
-ffffffff81868160 T lii_mii_readreg
-ffffffff81868400 T lii_mii_writereg
-ffffffff818686a0 T lii_mii_statchg
-ffffffff81868720 T lii_media_change
-ffffffff81868770 T lii_media_status
-ffffffff818687d0 T lii_ioctl
-ffffffff81868960 T lii_start
-ffffffff81868b10 T lii_watchdog
-ffffffff81868b50 T lii_stop
-ffffffff81868bc0 T lii_init
-ffffffff818690d0 T lii_iff
-ffffffff81869220 T lii_tx_put
-ffffffff81869330 T lii_free_tx_space
-ffffffff81869380 T lii_rxintr
-ffffffff81869530 T lii_txintr
-ffffffff8186a000 T ichiic_match
-ffffffff8186a020 T ichiic_attach
-ffffffff8186a200 T ichiic_intr
-ffffffff8186a310 T ichiic_i2c_acquire_bus
-ffffffff8186a370 T ichiic_i2c_release_bus
-ffffffff8186a3c0 T ichiic_i2c_exec
-ffffffff8186b000 T viapm_match
-ffffffff8186b020 T viapm_attach
-ffffffff8186b640 T viapm_intr
-ffffffff8186b750 T viapm_i2c_acquire_bus
-ffffffff8186b7b0 T viapm_i2c_release_bus
-ffffffff8186b800 T viapm_i2c_exec
-ffffffff8186bb30 T viapm_refresh_sensor_data
-ffffffff8186be50 T viapm_refresh
-ffffffff8186be70 T val_to_uK
-ffffffff8186bf10 T val_to_rpm
-ffffffff8186bf50 T val_to_uV
-ffffffff8186bff0 T viapm_get_timecount
-ffffffff8186d000 T amdiic_match
-ffffffff8186d020 T amdiic_attach
-ffffffff8186d1f0 T amdiic_intr
-ffffffff8186d2c0 T amdiic_i2c_acquire_bus
-ffffffff8186d320 T amdiic_i2c_release_bus
-ffffffff8186d370 T amdiic_i2c_exec
-ffffffff8186d5e0 T amdiic_read
-ffffffff8186d730 T amdiic_wait
-ffffffff8186d7d0 T amdiic_write
-ffffffff8186e000 T nviic_match
-ffffffff8186e020 T nviic_attach
-ffffffff8186e270 T nviic_i2c_acquire_bus
-ffffffff8186e2b0 T nviic_i2c_release_bus
-ffffffff8186e2f0 T nviic_i2c_exec
-ffffffff8186e510 T nviic_write
-ffffffff8186e560 T nviic_read
-ffffffff8186f000 T sdhc_pci_match
-ffffffff8186f060 T sdhc_pci_attach
-ffffffff8186f3a0 T sdhc_pci_activate
-ffffffff8186f3f0 T sdhc_takecontroller
-ffffffff8186f490 T sdhc_ricohfix
-ffffffff8186f5f0 T sdhc_pci_conf_write
-ffffffff81870000 T kate_match
-ffffffff81870190 T kate_attach
-ffffffff81870440 T kate_refresh
-ffffffff81871000 T km_match
-ffffffff81871050 T km_attach
-ffffffff818710e0 T km_refresh
-ffffffff81872000 T ksmn_match
-ffffffff81872050 T ksmn_attach
-ffffffff81872140 T ksmn_refresh
-ffffffff81873000 T itherm_probe
-ffffffff81873020 T itherm_attach
-ffffffff81873380 T itherm_activate
-ffffffff81873400 T itherm_enable
-ffffffff81873460 T itherm_refresh
-ffffffff81873470 T itherm_refresh_sensor_data
-ffffffff818738a0 T itherm_bias_temperature_sensor
-ffffffff81874000 T pchtemp_match
-ffffffff81874020 T pchtemp_attach
-ffffffff81874180 T pchtemp_refresh
-ffffffff81875000 T rtsx_pci_match
-ffffffff81875090 T rtsx_pci_attach
-ffffffff81876000 T xspd_match
-ffffffff81876020 T xspd_attach
-ffffffff818761e0 T xspd_intr
-ffffffff81877000 T virtio_pci_match
-ffffffff81877070 T virtio_pci_attach
-ffffffff81877400 T virtio_pci_detach
-ffffffff818774d0 T virtio_pci_kick
-ffffffff81877520 T virtio_pci_read_device_config_1
-ffffffff81877540 T virtio_pci_read_device_config_2
-ffffffff81877570 T virtio_pci_read_device_config_4
-ffffffff818775a0 T virtio_pci_read_device_config_8
-ffffffff81877620 T virtio_pci_write_device_config_1
-ffffffff81877650 T virtio_pci_write_device_config_2
-ffffffff81877680 T virtio_pci_write_device_config_4
-ffffffff818776b0 T virtio_pci_write_device_config_8
-ffffffff81877720 T virtio_pci_read_queue_size
-ffffffff818777a0 T virtio_pci_setup_queue
-ffffffff81877a90 T virtio_pci_set_status
-ffffffff81877b40 T virtio_pci_negotiate_features
-ffffffff81877c70 T virtio_pci_poll_intr
-ffffffff81877cd0 T virtio_pci_find_cap
-ffffffff81877eb0 T virtio_pci_attach_10
-ffffffff81878320 T virtio_pci_attach_09
-ffffffff81878440 T virtio_pci_adjust_config_region
-ffffffff818784e0 T virtio_pci_setup_msix
-ffffffff81878880 T virtio_pci_legacy_intr
-ffffffff81878930 T virtio_pci_legacy_intr_mpsafe
-ffffffff818789c0 T virtio_pci_free_irqs
-ffffffff81878c20 T virtio_pci_negotiate_features_10
-ffffffff81878e90 T virtio_pci_msix_establish
-ffffffff81878f60 T virtio_pci_set_msix_queue_vector
-ffffffff81878ff0 T virtio_pci_set_msix_config_vector
-ffffffff81879030 T virtio_pci_config_intr
-ffffffff81879070 T virtio_pci_shared_queue_intr
-ffffffff81879080 T virtio_pci_queue_intr
-ffffffff8187a000 T dwiic_pci_match
-ffffffff8187a020 T dwiic_pci_attach
-ffffffff8187a320 T dwiic_pci_activate
-ffffffff8187a390 T dwiic_pci_bus_scan
-ffffffff8187b000 T bwfm_pci_buscore_read
-ffffffff8187b060 T bwfm_pci_buscore_write
-ffffffff8187b0d0 T bwfm_pci_buscore_prepare
-ffffffff8187b100 T bwfm_pci_buscore_reset
-ffffffff8187b2b0 T bwfm_pci_buscore_activate
-ffffffff8187b2e0 T bwfm_pci_preinit
-ffffffff8187c350 T bwfm_pci_stop
-ffffffff8187c3e0 T bwfm_pci_txcheck
-ffffffff8187c4b0 T bwfm_pci_txdata
-ffffffff8187c800 T bwfm_pci_msgbuf_query_dcmd
-ffffffff8187cc40 T bwfm_pci_msgbuf_set_dcmd
-ffffffff8187cc80 T bwfm_pci_match
-ffffffff8187cca0 T bwfm_pci_attach
-ffffffff8187cf10 T bwfm_pci_detach
-ffffffff8187d240 T bwfm_pci_intr
-ffffffff8187d3a0 T bwfm_pci_select_core
-ffffffff8187d470 T bwfm_pci_load_microcode
-ffffffff8187d750 T bwfm_pci_dmamem_alloc
-ffffffff8187d8f0 T bwfm_pci_setup_ring
-ffffffff8187daf0 T bwfm_pci_intr_enable
-ffffffff8187db20 T bwfm_pci_fill_rx_rings
-ffffffff8187db60 T bwfm_pci_dmamem_free
-ffffffff8187dbd0 T bwfm_pci_pktid_avail
-ffffffff8187dc40 T bwfm_pci_pktid_new
-ffffffff8187ddb0 T bwfm_pci_pktid_free
-ffffffff8187de50 T bwfm_pci_fill_rx_buf_ring
-ffffffff8187e1a0 T bwfm_pci_fill_rx_ioctl_ring
-ffffffff8187e510 T bwfm_pci_ring_write_reserve
-ffffffff8187e600 T bwfm_pci_ring_write_cancel
-ffffffff8187e640 T bwfm_pci_ring_write_commit
-ffffffff8187e710 T bwfm_pci_ring_write_rptr
-ffffffff8187e790 T bwfm_pci_ring_write_wptr
-ffffffff8187e810 T bwfm_pci_setup_flowring
-ffffffff8187e970 T bwfm_pci_ring_bell
-ffffffff8187e9a0 T bwfm_pci_ring_update_rptr
-ffffffff8187ea50 T bwfm_pci_ring_update_wptr
-ffffffff8187eaf0 T bwfm_pci_ring_write_reserve_multi
-ffffffff8187ec10 T bwfm_pci_ring_read_avail
-ffffffff8187ed10 T bwfm_pci_ring_read_commit
-ffffffff8187eda0 T bwfm_pci_ring_rx
-ffffffff8187efa0 T bwfm_pci_msg_rx
-ffffffff8187f570 T bwfm_pci_msgbuf_rxioctl
-ffffffff8187f660 T bwfm_pci_flowring_lookup
-ffffffff8187f7c0 T bwfm_pci_flowring_create
-ffffffff8187f8e0 T bwfm_pci_flowring_create_cb
-ffffffff8187fc10 T bwfm_pci_flowring_delete
-ffffffff8187fe60 T bwfm_pci_intr_disable
-ffffffff81880000 T ccp_pci_match
-ffffffff81880020 T ccp_pci_attach
-ffffffff81881000 T bnxt_match
-ffffffff81881020 T bnxt_attach
-ffffffff81881d10 T bnxt_dmamem_alloc
-ffffffff81881ea0 T bnxt_dmamem_free
-ffffffff81881f10 T bnxt_hwrm_ver_get
-ffffffff81882060 T bnxt_hwrm_nvm_get_dev_info
-ffffffff818821a0 T bnxt_hwrm_func_drv_rgtr
-ffffffff818822c0 T bnxt_hwrm_func_rgtr_async_events
-ffffffff818823e0 T bnxt_hwrm_func_qcaps
-ffffffff818824c0 T bnxt_intr
-ffffffff81882950 T bnxt_hwrm_func_qcfg
-ffffffff81882a00 T bnxt_hwrm_queue_qportcfg
-ffffffff81882be0 T bnxt_hwrm_func_reset
-ffffffff81882c90 T bnxt_mark_cpr_invalid
-ffffffff81882cf0 T bnxt_hwrm_ring_alloc
-ffffffff81882ea0 T bnxt_cfg_async_cr
-ffffffff81882fa0 T bnxt_write_cp_doorbell
-ffffffff81882fe0 T bnxt_hwrm_cmd_hdr_init
-ffffffff81883030 T hwrm_send_message
-ffffffff818830b0 T bnxt_ioctl
-ffffffff81883310 T bnxt_start
-ffffffff81883710 T bnxt_watchdog
-ffffffff81883740 T bnxt_media_change
-ffffffff818838a0 T bnxt_media_status
-ffffffff818838b0 T bnxt_refill
-ffffffff81883910 T bnxt_media_autonegotiate
-ffffffff81883a00 T bnxt_hwrm_port_phy_qcfg
-ffffffff81883f30 T bnxt_free_slots
-ffffffff81883fc0 T bnxt_up
-ffffffff818851c0 T bnxt_hwrm_stat_ctx_alloc
-ffffffff818852c0 T bnxt_write_tx_doorbell
-ffffffff81885330 T bnxt_write_rx_doorbell
-ffffffff818853a0 T bnxt_hwrm_ring_grp_alloc
-ffffffff818854b0 T bnxt_hwrm_vnic_ctx_alloc
-ffffffff81885590 T bnxt_hwrm_vnic_alloc
-ffffffff81885680 T bnxt_hwrm_vnic_cfg
-ffffffff818857c0 T bnxt_hwrm_vnic_cfg_placement
-ffffffff81885890 T bnxt_hwrm_set_filter
-ffffffff81885a10 T bnxt_iff
-ffffffff81885b80 T bnxt_rx_fill
-ffffffff81885c80 T bnxt_hwrm_free_filter
-ffffffff81885d70 T bnxt_hwrm_vnic_free
-ffffffff81885e50 T bnxt_hwrm_vnic_ctx_free
-ffffffff81885f30 T bnxt_hwrm_ring_grp_free
-ffffffff81886010 T bnxt_hwrm_ring_free
-ffffffff81886100 T bnxt_hwrm_stat_ctx_free
-ffffffff818861f0 T bnxt_down
-ffffffff81886a30 T bnxt_hwrm_cfa_l2_set_rx_mask
-ffffffff81886b00 T bnxt_rxrinfo
-ffffffff81886be0 T bnxt_get_sffpage
-ffffffff81886ef0 T bnxt_load_mbuf
-ffffffff81886fa0 T bnxt_handle_async_event
-ffffffff81886fe0 T bnxt_cpr_next_cmpl
-ffffffff81887060 T bnxt_cpr_commit
-ffffffff81887090 T bnxt_cpr_rollback
-ffffffff818870c0 T bnxt_rx
-ffffffff818872d0 T bnxt_txeof
-ffffffff818873f0 T bnxt_write_cp_doorbell_index
-ffffffff81887460 T bnxt_get_media_type
-ffffffff818879b0 T bnxt_add_media_type
-ffffffff81887b80 T _hwrm_send_message
-ffffffff8188a9c0 T bnxt_rx_fill_slots
-ffffffff8188ab70 T bnxt_hwrm_err_map
-ffffffff8188abb0 T _bnxt_hwrm_set_async_event_bit
-ffffffff8188b000 t mcx_match
-ffffffff8188b020 t mcx_attach
-ffffffff8188dda0 T mcx_rx_fill_slots
-ffffffff8188df30 T mcx_rx_fill
-ffffffff8188dfb0 T mcx_load_mbuf
-ffffffff8188e060 t mcx_dmamem_alloc
-ffffffff8188e1c0 t mcx_pages
-ffffffff8188eaa0 t mcx_iff
-ffffffff8188eec0 t mcx_intr
-ffffffff8188f430 t mcx_ioctl
-ffffffff81891fe0 t mcx_start
-ffffffff81892430 t mcx_watchdog
-ffffffff81892460 t mcx_media_change
-ffffffff818926c0 t mcx_media_status
-ffffffff818927f0 t mcx_refill
-ffffffff818928a0 t mcx_calibrate
-ffffffff81892a40 t mcx_port_change
-ffffffff81892bb0 t mcx_set_flow_table_entry
-ffffffff81893080 t mcx_delete_flow_table_entry
-ffffffff81893500 t mcx_arm_cq
-ffffffff818935a0 t mcx_access_hca_reg
-ffffffff81893ba0 t mcx_down
-ffffffff81894f60 t mcx_create_flow_group
-ffffffff81896000 t iavf_match
-ffffffff81896020 t iavf_attach
-ffffffff81896920 t iavf_reset
-ffffffff81896c10 t iavf_dmamem_alloc
-ffffffff81896d70 t iavf_arq_fill
-ffffffff81897020 t iavf_arq_timeout
-ffffffff81897040 t iavf_init_admin_queue
-ffffffff818971f0 t iavf_get_version
-ffffffff81897420 t iavf_get_vf_resources
-ffffffff81897600 t iavf_config_irq_map
-ffffffff81897800 t iavf_intr
-ffffffff81897e70 t iavf_ioctl
-ffffffff81898a70 t iavf_start
-ffffffff81898db0 t iavf_watchdog
-ffffffff81898de0 t iavf_media_change
-ffffffff81898e10 t iavf_media_status
-ffffffff81898ea0 t iavf_arq_unfill
-ffffffff81898f90 t iavf_down
-ffffffff818994c0 t iavf_up
-ffffffff8189a130 t iavf_queue_select
-ffffffff8189a340 t iavf_rxfill
-ffffffff8189a570 t iavf_rxrefill
-ffffffff8189a590 t iavf_process_arq
-ffffffff8189b000 T rge_match
-ffffffff8189b020 T rge_attach
-ffffffff8189b4a0 T rge_intr
-ffffffff8189b770 T rge_config_imtype
-ffffffff8189b7f0 T rge_exit_oob
-ffffffff8189bc20 T rge_hw_init
-ffffffff8189c0b0 T rge_get_macaddr
-ffffffff8189c130 T rge_set_phy_power
-ffffffff8189c310 T rge_phy_config
-ffffffff818a10b0 T rge_allocmem
-ffffffff818a14c0 T rge_ioctl
-ffffffff818a1660 T rge_start
-ffffffff818a1820 T rge_watchdog
-ffffffff818a1860 T rge_tick
-ffffffff818a18e0 T rge_txstart
-ffffffff818a1910 T rge_ifmedia_upd
-ffffffff818a1e20 T rge_ifmedia_sts
-ffffffff818a1f10 T rge_add_media_types
-ffffffff818a1fc0 T rge_rxeof
-ffffffff818a2300 T rge_txeof
-ffffffff818a24e0 T rge_init
-ffffffff818a37f0 T rge_setup_intr
-ffffffff818a3940 T rge_encap
-ffffffff818a3be0 T rge_stop
-ffffffff818a3dc0 T rge_iff
-ffffffff818a3f40 T rge_set_macaddr
-ffffffff818a4020 T rge_rx_list_init
-ffffffff818a40d0 T rge_tx_list_init
-ffffffff818a4180 T rge_read_csi
-ffffffff818a4250 T rge_write_csi
-ffffffff818a4320 T rge_write_mac_ocp
-ffffffff818a4360 T rge_read_mac_ocp
-ffffffff818a43d0 T rge_reset
-ffffffff818a4530 T rge_write_phy_ocp
-ffffffff818a45f0 T rge_read_phy_ocp
-ffffffff818a46a0 T rge_write_phy
-ffffffff818a4780 T rge_get_link_status
-ffffffff818a47d0 T rge_newbuf
-ffffffff818a4960 T rge_discard_rxbuf
-ffffffff818a49d0 T rge_write_ephy
-ffffffff818a4a80 T rge_patch_phy_mcu
-ffffffff818a4cf0 T rge_disable_phy_ocp_pwrsave
-ffffffff818a4ec0 T rge_disable_sim_im
-ffffffff818a4f20 T rge_setup_sim_im
-ffffffff818a4fa0 T rge_link_state
-ffffffff818a6000 T com_pci_match
-ffffffff818a6020 T com_pci_attach
-ffffffff818a62e0 T com_pci_detach
-ffffffff818a6370 T com_pci_activate
-ffffffff818a6460 T com_pci_intr_designware
-ffffffff818a7000 T agpdev_print
-ffffffff818a7050 T agpbus_probe
-ffffffff818a70b0 T agpvga_match
-ffffffff818a7110 T agp_attach_bus
-ffffffff818a7190 T agp_probe
-ffffffff818a71c0 T agp_attach
-ffffffff818a72d0 T agp_alloc_gatt
-ffffffff818a7490 T agp_alloc_dmamem
-ffffffff818a75c0 T agp_free_dmamem
-ffffffff818a7620 T agp_free_gatt
-ffffffff818a76a0 T agp_generic_enable
-ffffffff818a7820 T agp_find_device
-ffffffff818a7860 T agp_state
-ffffffff818a7890 T agp_get_info
-ffffffff818a7930 T agp_acquire
-ffffffff818a7980 T agp_release
-ffffffff818a79d0 T agp_enable
-ffffffff818a7a00 T agp_mmap
-ffffffff818a8000 T agp_i810_probe
-ffffffff818a8050 T agp_i810_attach
-ffffffff818a8670 T agp_i810_activate
-ffffffff818a86b0 T agp_i810_bind_page
-ffffffff818a8770 T agp_i810_unbind_page
-ffffffff818a8830 T agp_i810_flush_tlb
-ffffffff818a8860 T agp_i810_enable
-ffffffff818a8890 T agp_i810_get_chiptype
-ffffffff818a8b00 T intagp_gmch_match
-ffffffff818a8b60 T agp_i810_configure
-ffffffff818a8cb0 T intagp_write_gtt
-ffffffff818a9000 T drm_agp_info
-ffffffff818a90a0 T drm_agp_acquire
-ffffffff818a9100 T drm_agp_release
-ffffffff818a9160 T drm_agp_enable
-ffffffff818a91d0 T drm_agp_takedown
-ffffffff818a9240 T drm_agp_init
-ffffffff818aa000 T __drm_crtc_commit_free
-ffffffff818aa020 T drm_atomic_state_default_release
-ffffffff818aa080 T drm_atomic_state_init
-ffffffff818aa190 T drm_atomic_state_alloc
-ffffffff818aa230 T drm_atomic_state_default_clear
-ffffffff818aa530 T drm_atomic_state_clear
-ffffffff818aa560 T __drm_atomic_state_free
-ffffffff818aa620 T drm_atomic_get_crtc_state
-ffffffff818aa750 T drm_atomic_set_mode_for_crtc
-ffffffff818aa890 T drm_atomic_set_mode_prop_for_crtc
-ffffffff818aaa10 T drm_atomic_crtc_set_property
-ffffffff818aacb0 T drm_atomic_get_plane_state
-ffffffff818aaea0 T drm_atomic_private_obj_init
-ffffffff818aaed0 T drm_atomic_private_obj_fini
-ffffffff818aaef0 T drm_atomic_get_private_obj_state
-ffffffff818ab050 T drm_atomic_get_connector_state
-ffffffff818ab250 T drm_atomic_get_property
-ffffffff818ab820 T drm_atomic_set_crtc_for_plane
-ffffffff818ab960 T drm_atomic_set_fb_for_plane
-ffffffff818aba10 T drm_atomic_set_fence_for_plane
-ffffffff818aba80 T drm_atomic_set_crtc_for_connector
-ffffffff818abbb0 T drm_atomic_set_writeback_fb_for_connector
-ffffffff818abcb0 T drm_atomic_add_affected_connectors
-ffffffff818abdc0 T drm_atomic_add_affected_planes
-ffffffff818abed0 T drm_atomic_check_only
-ffffffff818ac5b0 T drm_atomic_commit
-ffffffff818ac640 T drm_atomic_nonblocking_commit
-ffffffff818ac6d0 T drm_state_dump
-ffffffff818ac890 T drm_atomic_connector_commit_dpms
-ffffffff818aca00 T drm_atomic_set_property
-ffffffff818ad030 T drm_mode_atomic_ioctl
-ffffffff818adba0 t drm_atomic_plane_print_state
-ffffffff818adde0 t drm_atomic_crtc_print_state
-ffffffff818af000 T drm_atomic_helper_check_modeset
-ffffffff818afc20 t handle_conflicting_encoders
-ffffffff818aff40 T drm_atomic_helper_check_plane_state
-ffffffff818b0240 T drm_atomic_helper_check_planes
-ffffffff818b04b0 T drm_atomic_helper_check
-ffffffff818b0560 T drm_atomic_helper_async_check
-ffffffff818b0750 T drm_atomic_helper_update_legacy_modeset_state
-ffffffff818b09f0 T drm_atomic_helper_commit_modeset_disables
-ffffffff818b0e70 T drm_atomic_helper_commit_modeset_enables
-ffffffff818b10f0 T drm_atomic_helper_wait_for_fences
-ffffffff818b1240 T drm_atomic_helper_wait_for_vblanks
-ffffffff818b15f0 T drm_atomic_helper_wait_for_flip_done
-ffffffff818b17a0 T drm_atomic_helper_commit_tail
-ffffffff818b1920 T drm_atomic_helper_commit_planes
-ffffffff818b1bc0 T drm_atomic_helper_fake_vblank
-ffffffff818b1ca0 T drm_atomic_helper_commit_hw_done
-ffffffff818b1e50 T drm_atomic_helper_cleanup_planes
-ffffffff818b1f00 T drm_atomic_helper_commit_tail_rpm
-ffffffff818b2080 T drm_atomic_helper_async_commit
-ffffffff818b2310 T drm_atomic_helper_commit
-ffffffff818b26a0 T drm_atomic_helper_prepare_planes
-ffffffff818b27c0 T drm_atomic_helper_setup_commit
-ffffffff818b2f70 t commit_work
-ffffffff818b2f80 T drm_atomic_helper_swap_state
-ffffffff818b35a0 t commit_tail
-ffffffff818b3640 t release_crtc_commit
-ffffffff818b3680 T drm_atomic_helper_wait_for_dependencies
-ffffffff818b3c30 T drm_atomic_helper_commit_cleanup_done
-ffffffff818b3e10 T drm_atomic_helper_commit_planes_on_crtc
-ffffffff818b4050 T drm_atomic_helper_disable_planes_on_crtc
-ffffffff818b41a0 T drm_atomic_helper_update_plane
-ffffffff818b42e0 T drm_atomic_helper_disable_plane
-ffffffff818b43d0 T __drm_atomic_helper_disable_plane
-ffffffff818b4450 T drm_atomic_helper_set_config
-ffffffff818b4500 T __drm_atomic_helper_set_config
-ffffffff818b4870 T drm_atomic_helper_disable_all
-ffffffff818b4880 t __drm_atomic_helper_disable_all
-ffffffff818b4a30 T drm_atomic_helper_shutdown
-ffffffff818b4ae0 T drm_atomic_helper_suspend
-ffffffff818b4be0 T drm_atomic_helper_duplicate_state
-ffffffff818b4d40 T drm_atomic_helper_commit_duplicated_state
-ffffffff818b4e70 T drm_atomic_helper_resume
-ffffffff818b4f50 T drm_atomic_helper_page_flip
-ffffffff818b5010 t page_flip_common
-ffffffff818b5110 T drm_atomic_helper_page_flip_target
-ffffffff818b5220 T drm_atomic_helper_best_encoder
-ffffffff818b52a0 T drm_atomic_helper_crtc_reset
-ffffffff818b5320 T __drm_atomic_helper_crtc_destroy_state
-ffffffff818b53f0 T __drm_atomic_helper_crtc_duplicate_state
-ffffffff818b54a0 T drm_atomic_helper_crtc_duplicate_state
-ffffffff818b55c0 T drm_atomic_helper_crtc_destroy_state
-ffffffff818b55f0 T drm_atomic_helper_plane_reset
-ffffffff818b56a0 T __drm_atomic_helper_plane_destroy_state
-ffffffff818b5750 T __drm_atomic_helper_plane_duplicate_state
-ffffffff818b57c0 T drm_atomic_helper_plane_duplicate_state
-ffffffff818b5890 T drm_atomic_helper_plane_destroy_state
-ffffffff818b58c0 T __drm_atomic_helper_connector_reset
-ffffffff818b5900 T drm_atomic_helper_connector_reset
-ffffffff818b59c0 T __drm_atomic_helper_connector_destroy_state
-ffffffff818b5a30 T __drm_atomic_helper_connector_duplicate_state
-ffffffff818b5aa0 T drm_atomic_helper_connector_duplicate_state
-ffffffff818b5b70 T drm_atomic_helper_connector_destroy_state
-ffffffff818b5bd0 T drm_atomic_helper_legacy_gamma_set
-ffffffff818b5db0 T __drm_atomic_helper_private_obj_duplicate_state
-ffffffff818b5de0 t set_best_encoder
-ffffffff818b6000 T drm_plane_create_alpha_property
-ffffffff818b60a0 T drm_plane_create_rotation_property
-ffffffff818b61e0 T drm_rotation_simplify
-ffffffff818b6250 T drm_plane_create_zpos_property
-ffffffff818b6300 T drm_plane_create_zpos_immutable_property
-ffffffff818b63b0 T drm_atomic_normalize_zpos
-ffffffff818b7000 T drm_bridge_add
-ffffffff818b7050 T drm_bridge_remove
-ffffffff818b70a0 T drm_bridge_attach
-ffffffff818b7150 T drm_bridge_detach
-ffffffff818b7200 T drm_bridge_mode_fixup
-ffffffff818b7280 T drm_bridge_mode_valid
-ffffffff818b7300 T drm_bridge_disable
-ffffffff818b7360 T drm_bridge_post_disable
-ffffffff818b73c0 T drm_bridge_mode_set
-ffffffff818b7430 T drm_bridge_pre_enable
-ffffffff818b7490 T drm_bridge_enable
-ffffffff818b8000 T drm_clflush_pages
-ffffffff818b8090 T drm_clflush_sg
-ffffffff818b8160 T drm_clflush_virt_range
-ffffffff818b9000 T drm_color_lut_extract
-ffffffff818b9050 T drm_crtc_enable_color_mgmt
-ffffffff818b9130 T drm_mode_crtc_set_gamma_size
-ffffffff818b9260 T drm_mode_gamma_set_ioctl
-ffffffff818b9470 T drm_mode_gamma_get_ioctl
-ffffffff818b95c0 T drm_get_color_encoding_name
-ffffffff818b9630 T drm_get_color_range_name
-ffffffff818b96a0 T drm_plane_create_color_properties
-ffffffff818ba000 T drm_connector_ida_init
-ffffffff818ba0f0 T drm_connector_ida_destroy
-ffffffff818ba1e0 T drm_connector_free_work_fn
-ffffffff818ba2a0 T drm_connector_init
-ffffffff818ba590 t drm_connector_free
-ffffffff818ba5d0 t kasprintf
-ffffffff818ba6b0 T drm_connector_attach_encoder
-ffffffff818ba750 T drm_connector_has_possible_encoder
-ffffffff818ba830 T drm_connector_cleanup
-ffffffff818baab0 T drm_connector_unregister
-ffffffff818bab00 T drm_mode_put_tile_group
-ffffffff818bab80 T drm_connector_register
-ffffffff818bac20 T drm_connector_unregister_all
-ffffffff818bad70 T drm_connector_list_iter_begin
-ffffffff818bada0 T drm_connector_list_iter_next
-ffffffff818baea0 T drm_connector_list_iter_end
-ffffffff818baf60 T drm_connector_register_all
-ffffffff818bb160 T drm_get_connector_status_name
-ffffffff818bb1b0 T drm_get_connector_force_name
-ffffffff818bb1f0 T drm_get_subpixel_order_name
-ffffffff818bb220 T drm_get_dpms_name
-ffffffff818bb260 T drm_display_info_set_bus_formats
-ffffffff818bb330 T drm_get_dvi_i_select_name
-ffffffff818bb390 T drm_get_dvi_i_subconnector_name
-ffffffff818bb3f0 T drm_get_tv_select_name
-ffffffff818bb440 T drm_get_tv_subconnector_name
-ffffffff818bb490 T drm_get_content_protection_name
-ffffffff818bb4f0 T drm_connector_create_standard_properties
-ffffffff818bb640 T drm_mode_create_dvi_i_properties
-ffffffff818bb6d0 T drm_connector_attach_content_type_property
-ffffffff818bb760 T drm_mode_create_content_type_property
-ffffffff818bb7e0 T drm_hdmi_avi_infoframe_content_type
-ffffffff818bb820 T drm_mode_create_tv_properties
-ffffffff818bbb20 T drm_mode_create_scaling_mode_property
-ffffffff818bbb90 T drm_connector_attach_scaling_mode_property
-ffffffff818bbd70 T drm_connector_attach_content_protection_property
-ffffffff818bbe00 T drm_mode_create_aspect_ratio_property
-ffffffff818bbe80 T drm_mode_create_suggested_offset_properties
-ffffffff818bbf40 T drm_connector_set_path_property
-ffffffff818bbf90 T drm_connector_set_tile_property
-ffffffff818bc0b0 T drm_connector_update_edid_property
-ffffffff818bc170 T drm_connector_set_link_status_property
-ffffffff818bc1c0 T drm_connector_init_panel_orientation_property
-ffffffff818bc290 T drm_connector_set_obj_prop
-ffffffff818bc360 T drm_connector_property_set_ioctl
-ffffffff818bc3c0 T drm_mode_getconnector
-ffffffff818bc950 T drm_mode_get_tile_group
-ffffffff818bca30 T drm_mode_create_tile_group
-ffffffff818bd000 T drm_crtc_from_index
-ffffffff818bd060 T drm_crtc_force_disable
-ffffffff818bd170 T drm_mode_set_config_internal
-ffffffff818bd1e0 T drm_crtc_force_disable_all
-ffffffff818bd270 T drm_crtc_register_all
-ffffffff818bd300 T drm_crtc_unregister_all
-ffffffff818bd370 T drm_crtc_create_fence
-ffffffff818bd420 T drm_crtc_init_with_planes
-ffffffff818bd810 t kasprintf
-ffffffff818bd8f0 T drm_crtc_cleanup
-ffffffff818bda10 T drm_mode_getcrtc
-ffffffff818bdba0 t __drm_mode_set_config_internal
-ffffffff818bdd30 T drm_crtc_check_viewport
-ffffffff818bdde0 T drm_mode_setcrtc
-ffffffff818be3b0 T drm_mode_crtc_set_obj_prop
-ffffffff818be430 t drm_crtc_fence_get_driver_name
-ffffffff818be4a0 t drm_crtc_fence_get_timeline_name
-ffffffff818bf000 T drm_helper_encoder_in_use
-ffffffff818bf120 T drm_helper_crtc_in_use
-ffffffff818bf1f0 T drm_helper_disable_unused_functions
-ffffffff818bf240 t __drm_helper_disable_unused_functions
-ffffffff818bf340 T drm_crtc_helper_set_mode
-ffffffff818bf8b0 T drm_crtc_helper_set_config
-ffffffff818c0220 T drm_helper_connector_dpms
-ffffffff818c0500 T drm_helper_resume_force_mode
-ffffffff818c07f0 T drm_helper_crtc_mode_set
-ffffffff818c0940 T drm_helper_crtc_mode_set_base
-ffffffff818c0a70 t drm_encoder_disable
-ffffffff818c1000 T drm_dp_dual_mode_read
-ffffffff818c1090 T drm_dp_dual_mode_write
-ffffffff818c1180 T drm_dp_dual_mode_detect
-ffffffff818c1330 T drm_dp_dual_mode_max_tmds_clock
-ffffffff818c1400 T drm_dp_dual_mode_get_tmds_output
-ffffffff818c14d0 T drm_dp_dual_mode_set_tmds_output
-ffffffff818c1820 T drm_dp_get_dual_mode_type_name
-ffffffff818c1890 T drm_lspcon_get_mode
-ffffffff818c19a0 T drm_lspcon_set_mode
-ffffffff818c2000 T drm_dp_channel_eq_ok
-ffffffff818c2070 T drm_dp_clock_recovery_ok
-ffffffff818c20d0 T drm_dp_get_adjust_request_voltage
-ffffffff818c2110 T drm_dp_get_adjust_request_pre_emphasis
-ffffffff818c2150 T drm_dp_link_train_clock_recovery_delay
-ffffffff818c21d0 T drm_dp_link_train_channel_eq_delay
-ffffffff818c2250 T drm_dp_link_rate_to_bw_code
-ffffffff818c22d0 T drm_dp_bw_code_to_link_rate
-ffffffff818c2350 T drm_dp_dpcd_read
-ffffffff818c2570 T drm_dp_dpcd_write
-ffffffff818c26d0 T drm_dp_dpcd_read_link_status
-ffffffff818c26f0 T drm_dp_link_probe
-ffffffff818c27c0 T drm_dp_link_power_up
-ffffffff818c2850 T drm_dp_link_power_down
-ffffffff818c28d0 T drm_dp_link_configure
-ffffffff818c2990 T drm_dp_downstream_max_clock
-ffffffff818c29f0 T drm_dp_downstream_max_bpc
-ffffffff818c2a40 T drm_dp_downstream_id
-ffffffff818c2a60 T drm_dp_downstream_debug
-ffffffff818c2b00 T drm_dp_aux_init
-ffffffff818c2ba0 t drm_dp_aux_crc_work
-ffffffff818c2c80 T drm_dp_aux_register
-ffffffff818c2d50 T drm_dp_aux_unregister
-ffffffff818c2d80 T drm_dp_psr_setup_time
-ffffffff818c2dc0 T drm_dp_start_crc
-ffffffff818c2e60 T drm_dp_stop_crc
-ffffffff818c2ef0 T drm_dp_read_desc
-ffffffff818c2f90 t drm_dp_aux_get_crc
-ffffffff818c3060 t drm_dp_i2c_xfer
-ffffffff818c3280 t drm_dp_i2c_functionality
-ffffffff818c32b0 t drm_dp_i2c_do_msg
-ffffffff818c4000 T drm_dp_send_power_updown_phy
-ffffffff818c41b0 t drm_dp_put_port
-ffffffff818c42f0 t drm_dp_mst_wait_tx_reply
-ffffffff818c44f0 T drm_dp_update_payload_part1
-ffffffff818c48d0 T drm_dp_update_payload_part2
-ffffffff818c49d0 T drm_dp_mst_topology_mgr_set_mst
-ffffffff818c4cd0 t drm_dp_dpcd_write_payload
-ffffffff818c4de0 T drm_dp_mst_topology_mgr_suspend
-ffffffff818c4e70 T drm_dp_mst_topology_mgr_resume
-ffffffff818c4f50 t drm_dp_check_mstb_guid
-ffffffff818c5170 T drm_dp_mst_hpd_irq
-ffffffff818c5c30 T drm_dp_mst_detect_port
-ffffffff818c5d20 T drm_dp_mst_port_has_audio
-ffffffff818c5db0 T drm_dp_mst_get_edid
-ffffffff818c5e80 T drm_dp_find_vcpi_slots
-ffffffff818c5ec0 T drm_dp_atomic_find_vcpi_slots
-ffffffff818c6000 T drm_atomic_get_mst_topology_state
-ffffffff818c6080 T drm_dp_atomic_release_vcpi_slots
-ffffffff818c6130 T drm_dp_mst_allocate_vcpi
-ffffffff818c6380 T drm_dp_mst_get_vcpi_slots
-ffffffff818c6410 T drm_dp_mst_reset_vcpi_slots
-ffffffff818c64b0 T drm_dp_mst_deallocate_vcpi
-ffffffff818c6620 T drm_dp_check_act_status
-ffffffff818c66c0 T drm_dp_calc_pbn_mode
-ffffffff818c67f0 T drm_dp_mst_topology_mgr_init
-ffffffff818c6a50 t drm_dp_mst_link_probe_work
-ffffffff818c6af0 t drm_dp_tx_work
-ffffffff818c6b40 t drm_dp_destroy_connector_work
-ffffffff818c6dd0 T drm_dp_mst_topology_mgr_destroy
-ffffffff818c6ea0 t drm_dp_mst_get_port_ref_locked
-ffffffff818c6f30 t kref_put
-ffffffff818c6f70 t drm_dp_encode_sideband_req
-ffffffff818c7320 t process_single_down_tx_qlock
-ffffffff818c7470 t process_single_tx_qlock
-ffffffff818c78a0 t drm_dp_msg_data_crc4
-ffffffff818c79a0 t drm_dp_payload_send_msg
-ffffffff818c7db0 t drm_dp_mst_get_validated_mstb_ref_locked
-ffffffff818c7e40 t drm_dp_destroy_mst_branch_device
-ffffffff818c7ff0 t drm_dp_free_mst_branch_device
-ffffffff818c8060 t drm_dp_free_mst_port
-ffffffff818c8100 t drm_dp_get_one_sb_msg
-ffffffff818c8580 t drm_dp_get_mst_branch_device
-ffffffff818c86a0 t drm_dp_send_up_ack_reply
-ffffffff818c87c0 t get_mst_branch_device_by_guid_helper
-ffffffff818c8850 t drm_dp_port_setup_pdt
-ffffffff818c89f0 t drm_dp_mst_i2c_xfer
-ffffffff818c8d50 t drm_dp_mst_i2c_functionality
-ffffffff818c8d80 t drm_dp_check_and_send_link_address
-ffffffff818c8eb0 t drm_dp_send_link_address
-ffffffff818c9440 t drm_dp_send_enum_path_resources
-ffffffff818c95a0 t drm_dp_mst_duplicate_state
-ffffffff818c9630 t drm_dp_mst_destroy_state
-ffffffff818ca000 T drm_attach_pci
-ffffffff818ca110 T drmprint
-ffffffff818ca160 T drmsubmatch
-ffffffff818ca1b0 T drm_pciprobe
-ffffffff818ca250 T drm_find_description
-ffffffff818ca300 T drm_probe
-ffffffff818ca350 T drm_attach
-ffffffff818ca700 T drm_lastclose
-ffffffff818ca780 T drm_detach
-ffffffff818ca8c0 T drm_quiesce
-ffffffff818ca940 T drm_wakeup
-ffffffff818ca990 T drm_activate
-ffffffff818caa70 T drm_file_cmp
-ffffffff818caab0 T drm_file_tree_SPLAY_INSERT
-ffffffff818cab70 T drm_file_tree_SPLAY
-ffffffff818cacf0 T drm_file_tree_SPLAY_REMOVE
-ffffffff818cad90 T drm_file_tree_SPLAY_MINMAX
-ffffffff818caed0 T drm_find_file_by_minor
-ffffffff818caf50 T drm_get_device_from_kdev
-ffffffff818cafc0 T drm_firstopen
-ffffffff818cb030 T filt_drmdetach
-ffffffff818cb0a0 T filt_drmkms
-ffffffff818cb0e0 T drmkqfilter
-ffffffff818cb1b0 T drmopen
-ffffffff818cb680 T drmclose
-ffffffff818cb980 T drmread
-ffffffff818cbc80 T drm_dequeue_event
-ffffffff818cbd70 T drmpoll
-ffffffff818cbed0 T drmmmap
-ffffffff818cbf00 T drm_dmamem_alloc
-ffffffff818cc0c0 T drm_dmamem_free
-ffffffff818cc150 T drm_pci_alloc
-ffffffff818cc210 T drm_pci_free
-ffffffff818cc2d0 T drm_getmagic
-ffffffff818cc370 T drm_authmagic
-ffffffff818cc530 T drm_order
-ffffffff818cc590 T drm_getpciinfo
-ffffffff818cc640 T drm_dev_register
-ffffffff818cc690 T drm_dev_unregister
-ffffffff818cd000 T drm_mode_create_dumb
-ffffffff818cd100 T drm_mode_create_dumb_ioctl
-ffffffff818cd200 T drm_mode_mmap_dumb_ioctl
-ffffffff818cd280 T drm_mode_destroy_dumb
-ffffffff818cd2f0 T drm_mode_destroy_dumb_ioctl
-ffffffff818ce000 T drm_edid_header_is_valid
-ffffffff818ce080 T drm_edid_block_valid
-ffffffff818ce2d0 T drm_edid_is_valid
-ffffffff818ce360 T drm_add_override_edid_modes
-ffffffff818ce440 T drm_add_edid_modes
-ffffffff818d0ee0 T drm_do_get_edid
-ffffffff818d1310 t connector_bad_edid
-ffffffff818d14a0 T drm_probe_ddc
-ffffffff818d14e0 t drm_do_probe_ddc_edid
-ffffffff818d1750 T drm_get_edid
-ffffffff818d1b00 T drm_get_edid_switcheroo
-ffffffff818d1b10 T drm_edid_duplicate
-ffffffff818d1b80 T drm_mode_find_dmt
-ffffffff818d1c80 T drm_mode_fixup_1366x768
-ffffffff818d1cd0 T drm_match_cea_mode
-ffffffff818d1ec0 T drm_get_cea_aspect_ratio
-ffffffff818d1f00 T drm_edid_get_monitor_name
-ffffffff818d1f90 t get_monitor_name
-ffffffff818d2320 T drm_edid_to_sad
-ffffffff818d24b0 t drm_find_cea_extension
-ffffffff818d26d0 T drm_edid_to_speaker_allocation
-ffffffff818d2810 T drm_av_sync_delay
-ffffffff818d28d0 T drm_detect_hdmi_monitor
-ffffffff818d29f0 T drm_detect_monitor_audio
-ffffffff818d2ab0 T drm_rgb_quant_range_selectable
-ffffffff818d2ba0 T drm_default_rgb_quant_range
-ffffffff818d2be0 T drm_reset_display_info
-ffffffff818d2c90 T drm_add_display_info
-ffffffff818d3320 T drm_add_modes_noedid
-ffffffff818d3410 T drm_set_preferred_mode
-ffffffff818d3470 T drm_hdmi_avi_infoframe_from_display_mode
-ffffffff818d36d0 T drm_hdmi_avi_infoframe_quant_range
-ffffffff818d3750 T drm_hdmi_vendor_infoframe_from_display_mode
-ffffffff818d3940 t drm_for_each_detailed_block
-ffffffff818d3b00 t do_detailed_mode
-ffffffff818d42c0 t drm_cvt_modes
-ffffffff818d4500 t drm_mode_std
-ffffffff818d5300 t do_standard_modes
-ffffffff818d5440 t drm_monitor_supports_rb
-ffffffff818d56a0 t drm_gtf2_hbreak
-ffffffff818d5930 t do_inferred_modes
-ffffffff818d5df0 t mode_in_range
-ffffffff818d6000 T drm_encoder_register_all
-ffffffff818d6090 T drm_encoder_unregister_all
-ffffffff818d6100 T drm_encoder_init
-ffffffff818d62d0 t kasprintf
-ffffffff818d63b0 T drm_encoder_cleanup
-ffffffff818d64c0 T drm_mode_getencoder
-ffffffff818d7000 T drm_fb_helper_add_one_connector
-ffffffff818d7070 t __drm_fb_helper_add_one_connector
-ffffffff818d7150 T drm_fb_helper_single_add_all_connectors
-ffffffff818d7290 T drm_fb_helper_remove_one_connector
-ffffffff818d73c0 T drm_fb_helper_debug_enter
-ffffffff818d74d0 T drm_fb_helper_debug_leave
-ffffffff818d7650 T drm_fb_helper_restore_fbdev_mode_unlocked
-ffffffff818d7840 T drm_fb_helper_hotplug_event
-ffffffff818d79e0 T drm_fb_helper_blank
-ffffffff818d7a70 t drm_fb_helper_dpms
-ffffffff818d7c30 T drm_fb_helper_prepare
-ffffffff818d7d10 t drm_fb_helper_resume_worker
-ffffffff818d7d40 t drm_fb_helper_dirty_work
-ffffffff818d7e20 T drm_fb_helper_init
-ffffffff818d8020 t drm_fb_helper_crtc_free
-ffffffff818d8190 T drm_fb_helper_alloc_fbi
-ffffffff818d81f0 T drm_fb_helper_unregister_fbi
-ffffffff818d8220 T drm_fb_helper_fini
-ffffffff818d82e0 T drm_fb_helper_set_suspend
-ffffffff818d8310 T drm_fb_helper_set_suspend_unlocked
-ffffffff818d8340 T drm_fb_helper_set_par
-ffffffff818d83a0 T drm_has_preferred_mode
-ffffffff818d8400 T drm_pick_cmdline_mode
-ffffffff818d8540 T drm_fb_helper_initial_config
-ffffffff818d8570 t __drm_fb_helper_initial_config_and_unlock
-ffffffff818d88b0 t drm_setup_crtcs
-ffffffff818d9360 t drm_setup_crtcs_fb
-ffffffff818d9460 T drm_fb_helper_lastclose
-ffffffff818d9480 T drm_fb_helper_output_poll_changed
-ffffffff818d94a0 T drm_fb_helper_modinit
-ffffffff818d94d0 t restore_fbdev_mode_atomic
-ffffffff818d96f0 t drm_pick_crtcs
-ffffffff818da000 T drm_events_release
-ffffffff818da0d0 T drm_event_reserve_init_locked
-ffffffff818da140 T drm_event_reserve_init
-ffffffff818da200 T drm_event_cancel_free
-ffffffff818da2b0 T drm_send_event_locked
-ffffffff818da510 T drm_send_event
-ffffffff818db000 T drm_mode_legacy_fb_format
-ffffffff818db0a0 T drm_get_format_name
-ffffffff818db1c0 T __drm_format_info
-ffffffff818db240 T drm_format_info
-ffffffff818db300 T drm_get_format_info
-ffffffff818db400 T drm_format_num_planes
-ffffffff818db4e0 T drm_format_plane_cpp
-ffffffff818db5e0 T drm_format_horz_chroma_subsampling
-ffffffff818db6c0 T drm_format_vert_chroma_subsampling
-ffffffff818db7a0 T drm_format_plane_width
-ffffffff818db8b0 T drm_format_plane_height
-ffffffff818dc000 T drm_framebuffer_check_src_coords
-ffffffff818dc090 T drm_mode_addfb
-ffffffff818dc230 T drm_mode_addfb2
-ffffffff818dc2e0 T drm_mode_addfb_ioctl
-ffffffff818dc2f0 T drm_internal_framebuffer_create
-ffffffff818dc650 T drm_mode_rmfb
-ffffffff818dc7f0 T drm_framebuffer_lookup
-ffffffff818dc840 t drm_mode_rmfb_work_fn
-ffffffff818dc8c0 T drm_mode_rmfb_ioctl
-ffffffff818dc8d0 T drm_mode_getfb
-ffffffff818dca10 T drm_mode_dirtyfb_ioctl
-ffffffff818dcbc0 T drm_fb_release
-ffffffff818dccc0 T drm_framebuffer_free
-ffffffff818dccf0 T drm_framebuffer_init
-ffffffff818dce50 T drm_framebuffer_unregister_private
-ffffffff818dce90 T drm_framebuffer_cleanup
-ffffffff818dcef0 T drm_framebuffer_remove
-ffffffff818dd2e0 T drm_framebuffer_plane_width
-ffffffff818dd330 T drm_framebuffer_plane_height
-ffffffff818dd380 T drm_framebuffer_print_info
-ffffffff818de000 T drm_ref
-ffffffff818de030 T drm_unref
-ffffffff818de050 T drm_fault
-ffffffff818de220 T drm_flush
-ffffffff818de250 T drm_gem_object_put_unlocked
-ffffffff818de3e0 T udv_attach_drm
-ffffffff818de550 T drm_gem_init
-ffffffff818de600 T drm_gem_destroy
-ffffffff818de660 T drm_gem_object_init
-ffffffff818de770 T drm_gem_private_object_init
-ffffffff818de800 T drm_gem_handle_delete
-ffffffff818de8c0 t drm_gem_object_release_handle
-ffffffff818de970 T drm_gem_dumb_map_offset
-ffffffff818dea50 T drm_gem_object_lookup
-ffffffff818deac0 T drm_gem_create_mmap_offset
-ffffffff818deaf0 T drm_gem_dumb_destroy
-ffffffff818deb00 T drm_gem_handle_create_tail
-ffffffff818dec80 t drm_gem_object_handle_put_unlocked
-ffffffff818ded40 T drm_gem_handle_create
-ffffffff818ded80 T drm_gem_free_mmap_offset
-ffffffff818deda0 T drm_gem_create_mmap_offset_size
-ffffffff818dedd0 T drm_gem_close_ioctl
-ffffffff818dee20 T drm_gem_flink_ioctl
-ffffffff818def40 T drm_gem_open_ioctl
-ffffffff818df010 T drm_gem_open
-ffffffff818df040 T drm_gem_release
-ffffffff818df070 T drm_gem_object_release
-ffffffff818df100 T drm_gem_object_free
-ffffffff818df1b0 T drm_gem_object_put
-ffffffff818df2b0 T drm_gem_print_info
-ffffffff818e0000 T drm_gem_fb_destroy
-ffffffff818e0060 T drm_gem_fb_create_handle
-ffffffff818e1000 T drm_global_init
-ffffffff818e10c0 T drm_global_release
-ffffffff818e1170 T drm_global_item_ref
-ffffffff818e1260 T drm_global_item_unref
-ffffffff818e2000 T drm_ht_create
-ffffffff818e2050 T drm_ht_verbose_list
-ffffffff818e2070 T drm_ht_find_key
-ffffffff818e20c0 T drm_ht_find_key_rcu
-ffffffff818e2110 T drm_ht_insert_item
-ffffffff818e2160 T drm_ht_just_insert_please
-ffffffff818e21b0 T drm_ht_find_item
-ffffffff818e2200 T drm_ht_remove_key
-ffffffff818e2250 T drm_ht_remove_item
-ffffffff818e22a0 T drm_ht_remove
-ffffffff818e3000 T drm_getunique
-ffffffff818e3070 T drm_getclient
-ffffffff818e30e0 T drm_noop
-ffffffff818e3110 T drm_invalid_op
-ffffffff818e3140 T drm_version
-ffffffff818e32d0 T pledge_ioctl_drm
-ffffffff818e3380 T drm_setunique
-ffffffff818e33b0 T drm_do_ioctl
-ffffffff818e3540 T drmioctl
-ffffffff818e36a0 t drm_getstats
-ffffffff818e36e0 t drm_setversion
-ffffffff818e37a0 t drm_getcap
-ffffffff818e3990 t drm_setclientcap
-ffffffff818e4000 T drm_irq_install
-ffffffff818e40b0 T drm_irq_uninstall
-ffffffff818e4260 T drm_legacy_irq_control
-ffffffff818e5000 T tasklet_run
-ffffffff818e5060 T set_current_state
-ffffffff818e5140 T __set_current_state
-ffffffff818e5220 T schedule
-ffffffff818e5230 T schedule_timeout
-ffffffff818e5400 T wake_up_process
-ffffffff818e5420 T flush_workqueue
-ffffffff818e5460 T flush_work
-ffffffff818e54a0 T flush_delayed_work
-ffffffff818e5540 T kthread_func
-ffffffff818e5570 T kthread_run
-ffffffff818e5640 T kthread_lookup
-ffffffff818e56b0 T kthread_should_park
-ffffffff818e5730 T kthread_parkme
-ffffffff818e57e0 T kthread_park
-ffffffff818e58b0 T kthread_unpark
-ffffffff818e5910 T kthread_should_stop
-ffffffff818e5990 T kthread_stop
-ffffffff818e5a80 T ns_to_timespec
-ffffffff818e5b20 T timeval_to_ns
-ffffffff818e5b60 T ns_to_timeval
-ffffffff818e5c10 T timeval_to_ms
-ffffffff818e5c60 T timeval_to_us
-ffffffff818e5c90 T dmi_match
-ffffffff818e5d40 T dmi_first_match
-ffffffff818e5e20 T dmi_get_system_info
-ffffffff818e5e90 T dmi_check_system
-ffffffff818e5f80 T alloc_pages
-ffffffff818e6050 T __free_pages
-ffffffff818e60e0 T __pagevec_release
-ffffffff818e6190 T kmap
-ffffffff818e61c0 T kunmap
-ffffffff818e61e0 T vmap
-ffffffff818e62c0 T vunmap
-ffffffff818e6300 T print_hex_dump
-ffffffff818e63c0 T memchr_inv
-ffffffff818e6410 T panic_cmp
-ffffffff818e6430 T linux_root_RB_INSERT_COLOR
-ffffffff818e6650 T linux_root_RB_REMOVE_COLOR
-ffffffff818e6990 T linux_root_RB_REMOVE
-ffffffff818e6af0 T linux_root_RB_INSERT
-ffffffff818e6b60 T linux_root_RB_FIND
-ffffffff818e6bb0 T linux_root_RB_NFIND
-ffffffff818e6c00 T linux_root_RB_NEXT
-ffffffff818e6c70 T linux_root_RB_PREV
-ffffffff818e6ce0 T linux_root_RB_MINMAX
-ffffffff818e6d30 T idr_init
-ffffffff818e6db0 T idr_destroy
-ffffffff818e6ed0 T idr_tree_SPLAY_REMOVE
-ffffffff818e6f60 T idr_preload
-ffffffff818e6ff0 T idr_alloc
-ffffffff818e7180 T idr_tree_SPLAY_INSERT
-ffffffff818e7220 T idr_replace
-ffffffff818e72a0 T idr_remove
-ffffffff818e7360 T idr_find
-ffffffff818e73d0 T idr_get_next
-ffffffff818e74f0 T idr_for_each
-ffffffff818e7610 T idr_cmp
-ffffffff818e7650 T idr_tree_SPLAY
-ffffffff818e7780 T idr_tree_SPLAY_MINMAX
-ffffffff818e7870 T ida_init
-ffffffff818e78a0 T ida_destroy
-ffffffff818e78d0 T ida_remove
-ffffffff818e7900 T ida_simple_get
-ffffffff818e7980 T ida_simple_remove
-ffffffff818e79b0 T sg_alloc_table
-ffffffff818e7a20 T sg_free_table
-ffffffff818e7a50 T sg_copy_from_buffer
-ffffffff818e7a70 T i2c_master_xfer
-ffffffff818e7bc0 T i2c_transfer
-ffffffff818e7bf0 T i2c_bb_master_xfer
-ffffffff818e7c90 T i2c_bb_functionality
-ffffffff818e7cc0 T i2c_bit_add_bus
-ffffffff818e7d00 T vga_disable_bridge
-ffffffff818e7db0 T vga_get_uninterruptible
-ffffffff818e7e00 T vga_put
-ffffffff818e7e80 T acpi_get_table
-ffffffff818e7f50 T acpi_get_handle
-ffffffff818e7fa0 T acpi_get_name
-ffffffff818e8040 T acpi_evaluate_object
-ffffffff818e8240 T drm_linux_acpi_notify
-ffffffff818e82c0 T register_acpi_notifier
-ffffffff818e8300 T unregister_acpi_notifier
-ffffffff818e8390 T acpi_format_exception
-ffffffff818e83e0 T backlight_do_update_status
-ffffffff818e8400 T backlight_device_register
-ffffffff818e8490 T backlight_device_unregister
-ffffffff818e84b0 T backlight_schedule_update_status
-ffffffff818e84d0 T drm_sysfs_hotplug_event
-ffffffff818e84f0 T dma_fence_context_alloc
-ffffffff818e8520 T dma_fence_default_wait
-ffffffff818e8720 t dma_fence_default_wait_cb
-ffffffff818e8750 T dma_fence_wait_any_timeout
-ffffffff818e8a90 t dma_fence_add_callback
-ffffffff818e8c10 T dma_fence_array_create
-ffffffff818e8d30 t irq_dma_fence_array_work
-ffffffff818e8e40 t dma_fence_array_get_driver_name
-ffffffff818e8e70 t dma_fence_array_get_timeline_name
-ffffffff818e8ea0 t dma_fence_array_enable_signaling
-ffffffff818e8fb0 t dma_fence_array_signaled
-ffffffff818e8ff0 t dma_fence_array_release
-ffffffff818e90b0 T dmabuf_read
-ffffffff818e90e0 T dmabuf_write
-ffffffff818e9110 T dmabuf_ioctl
-ffffffff818e9140 T dmabuf_poll
-ffffffff818e9170 T dmabuf_kqfilter
-ffffffff818e91a0 T dmabuf_stat
-ffffffff818e9260 T dmabuf_close
-ffffffff818e92d0 T dmabuf_seek
-ffffffff818e9350 T dma_buf_export
-ffffffff818e93f0 T dma_buf_get
-ffffffff818e9480 T dma_buf_put
-ffffffff818e9530 T dma_buf_fd
-ffffffff818e9640 T get_dma_buf
-ffffffff818e9680 T pcie_get_speed_cap
-ffffffff818e97d0 T pcie_get_width_cap
-ffffffff818e9880 T default_wake_function
-ffffffff818e98e0 T autoremove_wake_function
-ffffffff818e9960 T wait_on_bit
-ffffffff818e9a20 T wait_on_bit_timeout
-ffffffff818e9af0 T wake_up_bit
-ffffffff818e9b30 T drm_linux_init
-ffffffff818e9c40 T pci_resize_resource
-ffffffff818e9d80 T register_shrinker
-ffffffff818e9dd0 T unregister_shrinker
-ffffffff818e9e30 T drmbackoff
-ffffffff818e9ec0 t dma_fence_array_cb_func
-ffffffff818ea000 T drm_mtrr_add
-ffffffff818ea070 T drm_mtrr_del
-ffffffff818eb000 T mipi_dsi_attach
-ffffffff818eb050 T mipi_dsi_detach
-ffffffff818eb0a0 T mipi_dsi_packet_format_is_short
-ffffffff818eb0f0 T mipi_dsi_packet_format_is_long
-ffffffff818eb140 T mipi_dsi_create_packet
-ffffffff818eb240 T mipi_dsi_shutdown_peripheral
-ffffffff818eb2e0 T mipi_dsi_turn_on_peripheral
-ffffffff818eb380 T mipi_dsi_set_maximum_return_packet_size
-ffffffff818eb430 T mipi_dsi_generic_write
-ffffffff818eb4e0 T mipi_dsi_generic_read
-ffffffff818eb590 T mipi_dsi_dcs_write_buffer
-ffffffff818eb650 T mipi_dsi_dcs_write
-ffffffff818eb7b0 T mipi_dsi_dcs_read
-ffffffff818eb840 T mipi_dsi_dcs_nop
-ffffffff818eb8f0 T mipi_dsi_dcs_soft_reset
-ffffffff818eb9a0 T mipi_dsi_dcs_get_power_mode
-ffffffff818eba60 T mipi_dsi_dcs_get_pixel_format
-ffffffff818ebb20 T mipi_dsi_dcs_enter_sleep_mode
-ffffffff818ebbd0 T mipi_dsi_dcs_exit_sleep_mode
-ffffffff818ebc80 T mipi_dsi_dcs_set_display_off
-ffffffff818ebd30 T mipi_dsi_dcs_set_display_on
-ffffffff818ebde0 T mipi_dsi_dcs_set_column_address
-ffffffff818ebef0 T mipi_dsi_dcs_set_page_address
-ffffffff818ec000 T mipi_dsi_dcs_set_tear_off
-ffffffff818ec0b0 T mipi_dsi_dcs_set_tear_on
-ffffffff818ec1a0 T mipi_dsi_dcs_set_pixel_format
-ffffffff818ed000 T drm_mm_interval_tree_iter_first
-ffffffff818ed070 T __drm_mm_interval_first
-ffffffff818ed0e0 T drm_mm_reserve_node
-ffffffff818ed280 T drm_mm_insert_node_in_range_generic
-ffffffff818ed600 T drm_mm_remove_node
-ffffffff818ed6d0 T drm_mm_replace_node
-ffffffff818ed770 T drm_mm_scan_init_with_range
-ffffffff818ed7f0 T drm_mm_scan_add_block
-ffffffff818ed930 T drm_mm_scan_remove_block
-ffffffff818ed9a0 T drm_mm_scan_color_evict
-ffffffff818eda50 T drm_mm_init
-ffffffff818edae0 T drm_mm_takedown
-ffffffff818edb20 T drm_mm_print
-ffffffff818ee000 T drm_modeset_register_all
-ffffffff818ee0a0 T drm_modeset_unregister_all
-ffffffff818ee0d0 T drm_mode_getresources
-ffffffff818ee350 T drm_mode_config_reset
-ffffffff818ee4b0 T drm_mode_config_init
-ffffffff818eea90 T drm_mode_config_cleanup
-ffffffff818ef000 T __drm_mode_object_add
-ffffffff818ef0d0 T drm_mode_object_add
-ffffffff818ef170 T drm_mode_object_register
-ffffffff818ef1c0 T drm_mode_object_unregister
-ffffffff818ef220 T drm_mode_object_lease_required
-ffffffff818ef260 T __drm_mode_object_find
-ffffffff818ef310 T drm_mode_object_find
-ffffffff818ef3c0 T drm_mode_object_put
-ffffffff818ef410 T drm_mode_object_get
-ffffffff818ef440 T drm_object_attach_property
-ffffffff818ef4a0 T drm_object_property_set_value
-ffffffff818ef570 T drm_object_property_get_value
-ffffffff818ef5f0 t __drm_object_property_get_value
-ffffffff818ef6d0 T drm_mode_object_get_properties
-ffffffff818ef830 T drm_mode_obj_get_properties_ioctl
-ffffffff818ef980 T drm_mode_obj_find_prop_id
-ffffffff818ef9d0 T drm_mode_obj_set_property_ioctl
-ffffffff818f0000 T drm_mode_debug_printmodeline
-ffffffff818f0030 T drm_mode_create
-ffffffff818f00b0 T drm_mode_destroy
-ffffffff818f0100 T drm_mode_probed_add
-ffffffff818f01a0 T drm_cvt_mode
-ffffffff818f0690 T drm_mode_set_name
-ffffffff818f06e0 T drm_gtf_mode_complex
-ffffffff818f0a10 T drm_gtf_mode
-ffffffff818f0a60 T drm_mode_hsync
-ffffffff818f0ac0 T drm_mode_vrefresh
-ffffffff818f0b50 T drm_mode_get_hv_timing
-ffffffff818f0ba0 T drm_mode_set_crtcinfo
-ffffffff818f0dd0 T drm_mode_copy
-ffffffff818f0e40 T drm_mode_duplicate
-ffffffff818f0f10 T drm_mode_match
-ffffffff818f1090 T drm_mode_equal
-ffffffff818f10b0 T drm_mode_equal_no_clocks
-ffffffff818f10d0 T drm_mode_equal_no_clocks_no_stereo
-ffffffff818f1180 T drm_mode_validate_driver
-ffffffff818f1250 T drm_mode_validate_size
-ffffffff818f12a0 T drm_mode_validate_ycbcr420
-ffffffff818f1300 T drm_get_mode_status_name
-ffffffff818f1370 T drm_mode_prune_invalid
-ffffffff818f1410 T drm_mode_sort
-ffffffff818f1430 t drm_mode_compare
-ffffffff818f1490 T drm_connector_list_update
-ffffffff818f1660 T drm_mode_parse_command_line_for_connector
-ffffffff818f1690 T drm_mode_create_from_cmdline_mode
-ffffffff818f1770 T drm_mode_convert_to_umode
-ffffffff818f18f0 T drm_mode_convert_umode
-ffffffff818f1b50 T drm_mode_is_420_only
-ffffffff818f1ba0 T drm_mode_is_420_also
-ffffffff818f1bf0 T drm_mode_is_420
-ffffffff818f2000 T drm_helper_move_panel_connectors_to_head
-ffffffff818f20f0 T drm_helper_mode_fill_fb_struct
-ffffffff818f21b0 T drm_crtc_init
-ffffffff818f2260 T drm_mode_config_helper_suspend
-ffffffff818f22f0 T drm_mode_config_helper_resume
-ffffffff818f3000 T drm_modeset_lock_all
-ffffffff818f3270 T drm_modeset_acquire_init
-ffffffff818f3300 T drm_modeset_lock_all_ctx
-ffffffff818f33d0 T drm_modeset_backoff
-ffffffff818f3490 T drm_modeset_acquire_fini
-ffffffff818f34c0 T drm_warn_on_modeset_not_all_locked
-ffffffff818f3610 T drm_modeset_unlock_all
-ffffffff818f36f0 T drm_modeset_drop_locks
-ffffffff818f3780 T drm_modeset_unlock
-ffffffff818f3840 t modeset_lock
-ffffffff818f3ac0 T drm_modeset_lock_init
-ffffffff818f3b20 T drm_modeset_lock
-ffffffff818f3c40 T drm_modeset_lock_single_interruptible
-ffffffff818f3d60 t __ww_mutex_lock
-ffffffff818f4000 T drm_panel_init
-ffffffff818f4030 T drm_panel_add
-ffffffff818f40a0 T drm_panel_remove
-ffffffff818f40f0 T drm_panel_attach
-ffffffff818f4130 T drm_panel_detach
-ffffffff818f5000 T drm_get_panel_orientation_quirk
-ffffffff818f6000 T drm_universal_plane_init
-ffffffff818f6680 t kasprintf
-ffffffff818f6760 T drm_plane_register_all
-ffffffff818f67f0 T drm_plane_unregister_all
-ffffffff818f6860 T drm_plane_init
-ffffffff818f68b0 T drm_plane_cleanup
-ffffffff818f6a00 T drm_plane_from_index
-ffffffff818f6a60 T drm_plane_force_disable
-ffffffff818f6b60 T drm_mode_plane_set_obj_prop
-ffffffff818f6be0 T drm_mode_getplane_res
-ffffffff818f6cc0 T drm_mode_getplane
-ffffffff818f6e20 T drm_plane_check_pixel_format
-ffffffff818f6ee0 T drm_mode_setplane
-ffffffff818f70f0 T drm_mode_cursor_ioctl
-ffffffff818f7150 t drm_mode_cursor_common
-ffffffff818f7690 T drm_mode_cursor2_ioctl
-ffffffff818f76a0 T drm_mode_page_flip_ioctl
-ffffffff818f7bb0 t __setplane_atomic
-ffffffff818f7e60 t __setplane_internal
-ffffffff818f9000 T drm_plane_helper_check_update
-ffffffff818f9260 T drm_primary_helper_update
-ffffffff818f9450 t get_connectors_for_crtc
-ffffffff818f9560 T drm_primary_helper_disable
-ffffffff818f9590 T drm_primary_helper_destroy
-ffffffff818f95c0 T drm_plane_helper_commit
-ffffffff818f9870 T drm_plane_helper_update
-ffffffff818f99a0 T drm_plane_helper_disable
-ffffffff818fa000 T drm_prime_remove_buf_handle_locked
-ffffffff818fa0c0 T drm_gem_dmabuf_export
-ffffffff818fa110 T drm_gem_dmabuf_release
-ffffffff818fa120 T drm_gem_prime_export
-ffffffff818fa1b0 T drm_gem_prime_handle_to_fd
-ffffffff818fa360 t drm_prime_add_buf_handle
-ffffffff818fa4b0 T drm_gem_prime_import_dev
-ffffffff818fa510 T drm_gem_prime_import
-ffffffff818fa570 T drm_gem_prime_fd_to_handle
-ffffffff818fa730 T drm_prime_handle_to_fd_ioctl
-ffffffff818fa7a0 T drm_prime_fd_to_handle_ioctl
-ffffffff818fa800 T drm_prime_gem_destroy
-ffffffff818fa830 T drm_prime_init_file_private
-ffffffff818fa880 T drm_prime_destroy_file_private
-ffffffff818fb000 T __drm_puts_coredump
-ffffffff818fb0e0 T __drm_printfn_coredump
-ffffffff818fb200 T __drm_puts_seq_file
-ffffffff818fb230 T __drm_printfn_seq_file
-ffffffff818fb260 T __drm_printfn_info
-ffffffff818fb290 T __drm_printfn_debug
-ffffffff818fb2c0 T drm_puts
-ffffffff818fb2f0 T drm_printf
-ffffffff818fb370 T drm_dev_printk
-ffffffff818fb3f0 T drm_dev_dbg
-ffffffff818fb480 T drm_dbg
-ffffffff818fb510 T drm_err
-ffffffff818fc000 T drm_crtc_mode_valid
-ffffffff818fc040 T drm_encoder_mode_valid
-ffffffff818fc080 T drm_connector_mode_valid
-ffffffff818fc0c0 T drm_kms_helper_poll_enable
-ffffffff818fc1b0 T drm_helper_probe_detect
-ffffffff818fc380 T drm_helper_probe_single_connector_modes
-ffffffff818fca60 T drm_kms_helper_hotplug_event
-ffffffff818fcab0 T drm_kms_helper_poll_disable
-ffffffff818fcb20 T drm_kms_helper_poll_init
-ffffffff818fcb80 t output_poll_execute
-ffffffff818fcda0 T drm_kms_helper_poll_fini
-ffffffff818fce10 T drm_helper_hpd_irq_event
-ffffffff818fcf20 t __delayed_work_tick
-ffffffff818fd000 T drm_property_create
-ffffffff818fd1e0 T drm_property_create_enum
-ffffffff818fd290 T drm_property_add_enum
-ffffffff818fd490 T drm_property_destroy
-ffffffff818fd540 T drm_property_create_bitmask
-ffffffff818fd670 T drm_property_create_range
-ffffffff818fd6d0 T drm_property_create_signed_range
-ffffffff818fd740 T drm_property_create_object
-ffffffff818fd7d0 T drm_property_create_bool
-ffffffff818fd830 T drm_mode_getproperty_ioctl
-ffffffff818fda20 T drm_property_create_blob
-ffffffff818fdb50 t drm_property_free_blob
-ffffffff818fdbc0 T drm_property_blob_put
-ffffffff818fdbf0 T drm_property_destroy_user_blobs
-ffffffff818fdc70 T drm_property_blob_get
-ffffffff818fdcb0 T drm_property_lookup_blob
-ffffffff818fdcd0 T drm_property_replace_global_blob
-ffffffff818fdde0 T drm_property_replace_blob
-ffffffff818fde50 T drm_mode_getblob_ioctl
-ffffffff818fdf00 T drm_mode_createblob_ioctl
-ffffffff818fe000 T drm_mode_destroyblob_ioctl
-ffffffff818fe110 T drm_property_change_valid_get
-ffffffff818fe380 T drm_property_change_valid_put
-ffffffff818ff000 T drm_rect_intersect
-ffffffff818ff090 T drm_rect_clip_scaled
-ffffffff818ff2a0 T drm_rect_calc_hscale
-ffffffff818ff360 T drm_rect_calc_vscale
-ffffffff818ff420 T drm_rect_calc_hscale_relaxed
-ffffffff818ff540 T drm_rect_calc_vscale_relaxed
-ffffffff818ff660 T drm_rect_debug_print
-ffffffff818ff690 T drm_rect_rotate
-ffffffff818ff750 T drm_rect_rotate_inv
-ffffffff81900000 T drm_scdc_read
-ffffffff81900090 T drm_scdc_write
-ffffffff81900180 T drm_scdc_get_scrambling_status
-ffffffff81900210 T drm_scdc_set_scrambling
-ffffffff81900330 T drm_scdc_set_high_tmds_clock_ratio
-ffffffff81901000 T drm_syncobj_find
-ffffffff81901070 T drm_syncobj_add_callback
-ffffffff819010d0 T drm_syncobj_remove_callback
-ffffffff81901120 T drm_syncobj_replace_fence
-ffffffff81901230 T drm_syncobj_find_fence
-ffffffff81901300 T drm_syncobj_free
-ffffffff81901330 T drm_syncobj_create
-ffffffff81901550 T drm_syncobj_get_handle
-ffffffff81901610 T drm_syncobj_get_fd
-ffffffff81901660 T drm_syncobj_open
-ffffffff81901690 T drm_syncobj_release
-ffffffff819016c0 t drm_syncobj_release_handle
-ffffffff81901720 T drm_syncobj_create_ioctl
-ffffffff819017e0 T drm_syncobj_destroy_ioctl
-ffffffff819018b0 T drm_syncobj_handle_to_fd_ioctl
-ffffffff819019d0 T drm_syncobj_fd_to_handle_ioctl
-ffffffff81901a60 T drm_syncobj_wait_ioctl
-ffffffff81902380 t drm_syncobj_array_find
-ffffffff81902570 T drm_syncobj_reset_ioctl
-ffffffff819026b0 T drm_syncobj_signal_ioctl
-ffffffff81902940 t drm_syncobj_null_fence_get_name
-ffffffff81902970 t drm_syncobj_null_fence_enable_signaling
-ffffffff81902b10 t syncobj_wait_syncobj_func
-ffffffff81902b30 t syncobj_wait_fence_func
-ffffffff81903000 T drm_crtc_accurate_vblank_count
-ffffffff819030f0 t drm_update_vblank_count
-ffffffff81903580 T drm_vblank_disable_and_save
-ffffffff819036d0 T drm_vblank_cleanup
-ffffffff819037c0 T drm_vblank_init
-ffffffff81903950 t vblank_disable_fn
-ffffffff819039b0 T drm_crtc_vblank_waitqueue
-ffffffff819039f0 T drm_calc_timestamping_constants
-ffffffff81903b40 T drm_calc_vbltimestamp_from_scanoutpos
-ffffffff81903ff0 T drm_crtc_vblank_count
-ffffffff81904070 T drm_crtc_vblank_count_and_time
-ffffffff81904140 T drm_crtc_arm_vblank_event
-ffffffff81904220 T drm_crtc_send_vblank_event
-ffffffff81904360 T drm_crtc_vblank_get
-ffffffff81904460 T drm_crtc_vblank_put
-ffffffff81904560 T drm_wait_one_vblank
-ffffffff81904ae0 T drm_crtc_wait_one_vblank
-ffffffff81904b00 T drm_crtc_vblank_off
-ffffffff81904f20 T drm_crtc_vblank_reset
-ffffffff81905000 T drm_crtc_set_max_vblank_count
-ffffffff819050c0 T drm_crtc_vblank_on
-ffffffff819051f0 t drm_reset_vblank_timestamp
-ffffffff81905470 t drm_vblank_enable
-ffffffff81905620 T drm_vblank_restore
-ffffffff81905a40 t __get_vblank_counter
-ffffffff81905b80 T drm_crtc_vblank_restore
-ffffffff81905ba0 T drm_legacy_modeset_ctl_ioctl
-ffffffff81905e70 T drm_wait_vblank_ioctl
-ffffffff81906900 T drm_handle_vblank
-ffffffff81906b80 t drm_handle_vblank_events
-ffffffff81906e90 T drm_crtc_handle_vblank
-ffffffff81906eb0 T drm_crtc_get_sequence_ioctl
-ffffffff81907180 T drm_crtc_queue_sequence_ioctl
-ffffffff81908000 T drm_vma_offset_manager_init
-ffffffff81908050 T drm_vma_offset_manager_destroy
-ffffffff81908080 T drm_vma_offset_lookup
-ffffffff81908130 T drm_vma_offset_lookup_locked
-ffffffff819081b0 T drm_vma_offset_add
-ffffffff81908300 T drm_vma_offset_remove
-ffffffff819083d0 T drm_vma_node_allow
-ffffffff81908500 T drm_vma_node_revoke
-ffffffff81908580 T drm_vma_node_is_allowed
-ffffffff81909000 T hdmi_avi_infoframe_init
-ffffffff81909080 T hdmi_avi_infoframe_pack
-ffffffff819092d0 T hdmi_spd_infoframe_init
-ffffffff81909370 T hdmi_spd_infoframe_pack
-ffffffff819094b0 T hdmi_audio_infoframe_init
-ffffffff81909500 T hdmi_audio_infoframe_pack
-ffffffff81909690 T hdmi_vendor_infoframe_init
-ffffffff819096f0 T hdmi_vendor_infoframe_pack
-ffffffff819098a0 T hdmi_infoframe_pack
-ffffffff81909bd0 T hdmi_infoframe_log
-ffffffff8190a790 T hdmi_infoframe_unpack
-ffffffff8190b000 T list_sort
-ffffffff8190c000 T radix_tree_lookup
-ffffffff8190c0b0 T radix_tree_iter_find
-ffffffff8190c1c0 T radix_tree_delete
-ffffffff8190c360 T radix_tree_iter_delete
-ffffffff8190c380 T radix_tree_insert
-ffffffff8190d000 T reservation_object_reserve_shared
-ffffffff8190d0e0 T reservation_object_add_shared_fence
-ffffffff8190d570 T reservation_object_add_excl_fence
-ffffffff8190d6c0 T reservation_object_copy_fences
-ffffffff8190d9c0 T reservation_object_get_fences_rcu
-ffffffff8190dea0 T reservation_object_wait_timeout_rcu
-ffffffff8190e2c0 T reservation_object_test_signaled_rcu
-ffffffff8190e400 t reservation_object_test_signaled_single
-ffffffff8190f000 T ttm_agp_tt_create
-ffffffff8190f0a0 T ttm_agp_tt_populate
-ffffffff8190f0d0 T ttm_agp_tt_unpopulate
-ffffffff8190f0e0 t ttm_agp_bind
-ffffffff8190f1e0 t ttm_agp_unbind
-ffffffff8190f2a0 t ttm_agp_destroy
-ffffffff81910000 T ttm_get_kobj
-ffffffff81910030 T ttm_bo_add_to_lru
-ffffffff81910150 T ttm_bo_del_from_lru
-ffffffff81910240 t kref_put
-ffffffff81910280 T ttm_bo_del_sub_from_lru
-ffffffff81910370 T ttm_bo_move_to_lru_tail
-ffffffff81910540 T ttm_bo_put
-ffffffff819105f0 T ttm_bo_unref
-ffffffff81910610 T ttm_bo_lock_delayed_workqueue
-ffffffff81910680 T ttm_bo_unlock_delayed_workqueue
-ffffffff819106f0 T ttm_bo_eviction_valuable
-ffffffff81910750 T ttm_bo_mem_put
-ffffffff819107a0 T ttm_bo_mem_space
-ffffffff81910c70 t ttm_bo_add_move_fence
-ffffffff81910d10 T ttm_bo_mem_compat
-ffffffff81910ea0 T ttm_bo_validate
-ffffffff81910ff0 T ttm_bo_init_reserved
-ffffffff819116d0 t ttm_bo_default_destroy
-ffffffff819116f0 T ttm_bo_init
-ffffffff81911960 T ttm_bo_acc_size
-ffffffff819119d0 T ttm_bo_dma_acc_size
-ffffffff81911a50 T ttm_bo_create
-ffffffff81911b60 T ttm_bo_clean_mm
-ffffffff81911c80 t ttm_bo_force_list_clean
-ffffffff81911f30 t dma_fence_put
-ffffffff81911f90 T ttm_bo_evict_mm
-ffffffff81912010 T ttm_bo_init_mm
-ffffffff819121d0 T ttm_bo_global_release
-ffffffff81912220 T ttm_bo_global_init
-ffffffff81912320 T ttm_bo_device_release
-ffffffff81912450 t ttm_bo_delayed_delete
-ffffffff81912750 T ttm_bo_device_init
-ffffffff81912890 t ttm_bo_delayed_workqueue
-ffffffff81912920 T ttm_mem_reg_is_pci
-ffffffff81912980 T ttm_bo_unmap_virtual_locked
-ffffffff81912a90 T ttm_bo_unmap_virtual
-ffffffff81912ae0 T ttm_bo_wait
-ffffffff81912b90 T ttm_bo_synccpu_write_grab
-ffffffff81912ef0 T ttm_bo_synccpu_write_release
-ffffffff81912f20 T ttm_bo_swapout
-ffffffff81913490 t ttm_bo_cleanup_refs
-ffffffff81913940 t ttm_bo_release_list
-ffffffff81913c50 t ttm_bo_handle_move_mem
-ffffffff81914030 T ttm_bo_swapout_all
-ffffffff819140b0 T ttm_bo_wait_unreserved
-ffffffff81914200 t reservation_object_lock_interruptible
-ffffffff81914320 t ttm_bo_cleanup_refs_or_queue
-ffffffff81914bc0 t ttm_mem_evict_first
-ffffffff81915480 t ttm_bo_global_kobj_release
-ffffffff819154a0 t __delayed_work_tick
-ffffffff81916000 t ttm_bo_man_init
-ffffffff81916090 t ttm_bo_man_takedown
-ffffffff81916120 t ttm_bo_man_get_node
-ffffffff81916240 t ttm_bo_man_put_node
-ffffffff819162c0 t ttm_bo_man_debug
-ffffffff81917000 T ttm_bo_free_old_node
-ffffffff81917010 T ttm_bo_move_ttm
-ffffffff81917120 T ttm_mem_io_lock
-ffffffff81917190 T ttm_mem_io_unlock
-ffffffff819171d0 T ttm_mem_io_reserve
-ffffffff819172e0 T ttm_mem_io_free
-ffffffff81917350 T ttm_mem_io_reserve_vm
-ffffffff81917420 T ttm_mem_io_free_vm
-ffffffff819174e0 T ttm_kmap_atomic_prot
-ffffffff81917540 T ttm_kunmap_atomic_prot
-ffffffff81917570 T ttm_bo_move_memcpy
-ffffffff81917c20 t ttm_mem_reg_ioremap
-ffffffff81917df0 T ttm_io_prot
-ffffffff81917e30 T ttm_bo_kmap
-ffffffff81918100 T ttm_bo_kunmap
-ffffffff81918280 T ttm_bo_move_accel_cleanup
-ffffffff81918410 t ttm_buffer_object_transfer
-ffffffff81918680 t ttm_bo_unreserve
-ffffffff81918760 T ttm_bo_pipeline_move
-ffffffff81918a10 T ttm_bo_pipeline_gutting
-ffffffff81918b30 t ttm_transfered_destroy
-ffffffff81919000 T ttm_bo_vm_fault
-ffffffff819195c0 t ttm_bo_unreserve
-ffffffff819196a0 T ttm_bo_vm_reference
-ffffffff819196d0 T ttm_bo_vm_detach
-ffffffff81919710 T ttm_bo_mmap
-ffffffff8191a000 T ttm_eu_backoff_reservation
-ffffffff8191a140 T ttm_eu_reserve_buffers
-ffffffff8191a600 T ttm_eu_fence_buffer_objects
-ffffffff8191a760 t __ww_mutex_lock
-ffffffff8191b000 T ttm_mem_global_init
-ffffffff8191b220 t ttm_shrink_work
-ffffffff8191b2f0 T ttm_mem_global_release
-ffffffff8191b3d0 T ttm_mem_global_free
-ffffffff8191b430 T ttm_check_under_lowerlimit
-ffffffff8191b490 T ttm_mem_global_alloc
-ffffffff8191b4b0 t ttm_mem_global_alloc_zone
-ffffffff8191b740 T ttm_mem_global_alloc_page
-ffffffff8191b780 T ttm_mem_global_free_page
-ffffffff8191b820 T ttm_round_pot
-ffffffff8191b880 T ttm_get_kernel_zone_memory_size
-ffffffff8191b8b0 t ttm_mem_zone_kobj_release
-ffffffff8191c000 T ttm_page_alloc_init
-ffffffff8191c380 T ttm_page_alloc_fini
-ffffffff8191c4a0 t ttm_page_pool_free
-ffffffff8191c7e0 T ttm_pool_populate
-ffffffff8191ce20 T ttm_pool_unpopulate
-ffffffff8191ced0 T ttm_populate_and_map_pages
-ffffffff8191d080 T ttm_unmap_and_unpopulate_pages
-ffffffff8191d130 T ttm_page_alloc_debugfs
-ffffffff8191d160 t ttm_pool_kobj_release
-ffffffff8191d180 t ttm_pool_shrink_count
-ffffffff8191d210 t ttm_pool_shrink_scan
-ffffffff8191d3a0 t ttm_put_pages
-ffffffff8191d540 t ttm_alloc_new_pages
-ffffffff8191e000 T ttm_tt_create
-ffffffff8191e0d0 T ttm_tt_set_placement_caching
-ffffffff8191e1a0 T ttm_tt_destroy
-ffffffff8191e2e0 T ttm_tt_unbind
-ffffffff8191e350 T ttm_tt_unpopulate
-ffffffff8191e410 T ttm_tt_init_fields
-ffffffff8191e470 T ttm_tt_init
-ffffffff8191e530 T ttm_tt_fini
-ffffffff8191e580 T ttm_dma_tt_init
-ffffffff8191e720 T ttm_sg_tt_init
-ffffffff8191e900 T ttm_dma_tt_fini
-ffffffff8191e980 T ttm_tt_bind
-ffffffff8191ea20 T ttm_tt_populate
-ffffffff8191ea70 T ttm_tt_swapin
-ffffffff8191eba0 T ttm_tt_swapout
-ffffffff8191f000 T drm_sched_entity_init
-ffffffff8191f130 T drm_sched_entity_flush
-ffffffff8191f4a0 T drm_sched_entity_fini
-ffffffff8191f8d0 t drm_sched_entity_kill_jobs_cb
-ffffffff8191f980 T drm_sched_entity_destroy
-ffffffff8191f9d0 T drm_sched_entity_set_rq
-ffffffff8191faf0 T drm_sched_dependency_optimized
-ffffffff8191fc10 T drm_sched_entity_push_job
-ffffffff8191fd80 T drm_sched_hw_job_reset
-ffffffff81920050 T drm_sched_job_recovery
-ffffffff81920360 t drm_sched_process_job
-ffffffff81920440 T drm_sched_job_init
-ffffffff81920550 t drm_sched_job_finish
-ffffffff81920730 t drm_sched_job_timedout
-ffffffff81920750 T drm_sched_init
-ffffffff81920980 t drm_sched_main
-ffffffff819213f0 T drm_sched_fini
-ffffffff81921430 t __delayed_work_tick
-ffffffff81921450 t drm_sched_select_entity
-ffffffff81921570 t drm_sched_entity_clear_dep
-ffffffff819215e0 t drm_sched_entity_wakeup
-ffffffff819216e0 t drm_sched_job_finish_cb
-ffffffff81922000 T drm_sched_fence_slab_init
-ffffffff81922060 T drm_sched_fence_slab_fini
-ffffffff81922080 T drm_sched_fence_scheduled
-ffffffff81922160 T drm_sched_fence_finished
-ffffffff81922240 t drm_sched_fence_get_driver_name
-ffffffff81922270 t drm_sched_fence_get_timeline_name
-ffffffff819222b0 t drm_sched_fence_release_scheduled
-ffffffff81922340 t drm_sched_fence_release_finished
-ffffffff819223c0 T to_drm_sched_fence
-ffffffff81922420 T drm_sched_fence_create
-ffffffff81923000 T chash_table_alloc
-ffffffff81923150 T chash_table_free
-ffffffff81923170 T __chash_table_copy_in
-ffffffff81923330 t chash_table_find
-ffffffff81923770 T __chash_table_copy_out
-ffffffff819238c0 t chash_iter_relocate
-ffffffff81924000 t ch7017_init
-ffffffff819240e0 t ch7017_dpms
-ffffffff81924330 t ch7017_mode_valid
-ffffffff81924370 t ch7017_mode_set
-ffffffff819245e0 t ch7017_detect
-ffffffff81924610 t ch7017_get_hw_state
-ffffffff81924690 t ch7017_destroy
-ffffffff819246e0 t ch7017_dump_regs
-ffffffff81925000 t ch7xxx_init
-ffffffff81925150 t ch7xxx_dpms
-ffffffff819251e0 t ch7xxx_mode_valid
-ffffffff81925220 t ch7xxx_mode_set
-ffffffff81925490 t ch7xxx_detect
-ffffffff819255e0 t ch7xxx_get_hw_state
-ffffffff81925660 t ch7xxx_destroy
-ffffffff819256b0 t ch7xxx_dump_regs
-ffffffff81926000 t ivch_init
-ffffffff81926250 t ivch_dpms
-ffffffff819264a0 t ivch_mode_valid
-ffffffff819264e0 t ivch_mode_set
-ffffffff81926710 t ivch_detect
-ffffffff81926740 t ivch_get_hw_state
-ffffffff81926870 t ivch_destroy
-ffffffff819268c0 t ivch_dump_regs
-ffffffff81927000 t ns2501_init
-ffffffff81927130 t ns2501_dpms
-ffffffff819275d0 t ns2501_mode_valid
-ffffffff81927650 t ns2501_mode_set
-ffffffff81927da0 t ns2501_detect
-ffffffff81927dd0 t ns2501_get_hw_state
-ffffffff81927e60 t ns2501_destroy
-ffffffff81928000 t sil164_init
-ffffffff81928130 t sil164_dpms
-ffffffff81928200 t sil164_mode_valid
-ffffffff81928230 t sil164_mode_set
-ffffffff81928260 t sil164_detect
-ffffffff819282f0 t sil164_get_hw_state
-ffffffff81928380 t sil164_destroy
-ffffffff819283d0 t sil164_dump_regs
-ffffffff81929000 t tfp410_init
-ffffffff819291d0 t tfp410_dpms
-ffffffff819292a0 t tfp410_mode_valid
-ffffffff819292d0 t tfp410_mode_set
-ffffffff81929300 t tfp410_detect
-ffffffff819293a0 t tfp410_get_hw_state
-ffffffff81929430 t tfp410_destroy
-ffffffff81929480 t tfp410_dump_regs
-ffffffff8192a000 T intel_engine_init_cmd_parser
-ffffffff8192a610 t gen7_render_get_cmd_length_mask
-ffffffff8192a670 t gen7_bsd_get_cmd_length_mask
-ffffffff8192a6e0 t gen7_blt_get_cmd_length_mask
-ffffffff8192a720 t gen9_blt_get_cmd_length_mask
-ffffffff8192a760 T intel_engine_cleanup_cmd_parser
-ffffffff8192a830 T intel_engine_cmd_parser
-ffffffff8192b330 T i915_cmd_parser_get_version
-ffffffff8192c000 T __i915_printk
-ffffffff8192c070 T i915_get_bridge_dev
-ffffffff8192c0f0 T i915_driver_load
-ffffffff8192cc00 T i915_reset
-ffffffff8192cf40 T i915_reset_engine
-ffffffff8192d0b0 T vlv_force_gfx_clock
-ffffffff8192d1a0 T intagpsubmatch
-ffffffff8192d1f0 T intagp_print
-ffffffff8192d240 T inteldrm_wsioctl
-ffffffff8192d3a0 T inteldrm_wsmmap
-ffffffff8192d3d0 T inteldrm_alloc_screen
-ffffffff8192d400 T inteldrm_free_screen
-ffffffff8192d420 T inteldrm_show_screen
-ffffffff8192d4f0 T inteldrm_load_font
-ffffffff8192d510 T inteldrm_list_font
-ffffffff8192d530 T inteldrm_scrollback
-ffffffff8192d550 T inteldrm_getchar
-ffffffff8192d570 T inteldrm_burner
-ffffffff8192d5f0 T inteldrm_enter_ddb
-ffffffff8192d650 T inteldrm_doswitch
-ffffffff8192d6e0 T inteldrm_burner_cb
-ffffffff8192d700 T inteldrm_backlight_update_status
-ffffffff8192d750 T inteldrm_backlight_get_brightness
-ffffffff8192d7a0 T inteldrm_match
-ffffffff8192d820 T inteldrm_attach
-ffffffff8192dbb0 T inteldrm_detach
-ffffffff8192dbe0 T inteldrm_activate
-ffffffff8192f580 T inteldrm_intr
-ffffffff8192f5d0 T inteldrm_attachhook
-ffffffff8192f810 T inteldrm_forcedetach
-ffffffff8192f850 T inteldrm_init_backlight
-ffffffff8192fa30 T inteldrm_native_backlight
-ffffffff8192fb10 T inteldrm_firmware_backlight
-ffffffff8192fc10 t i915_engines_cleanup
-ffffffff8192fd10 t intel_pch_match
-ffffffff8192fd60 t intel_pch_type
-ffffffff81930180 t i915_driver_open
-ffffffff81930190 t i915_driver_postclose
-ffffffff819301f0 t i915_driver_lastclose
-ffffffff81930200 t i915_getparam_ioctl
-ffffffff81930850 t i915_gem_reject_pin_ioctl
-ffffffff81930880 t vlv_wait_for_pw_status
-ffffffff81931000 T i915_mutex_lock_interruptible
-ffffffff819311c0 T i915_gem_park
-ffffffff81931290 T i915_gem_unpark
-ffffffff81931440 T i915_gem_get_aperture_ioctl
-ffffffff81931520 T i915_gem_object_unbind
-ffffffff819315f0 T i915_gem_object_set_to_cpu_domain
-ffffffff819316f0 T i915_gem_object_wait_priority
-ffffffff81931910 T i915_gem_object_wait
-ffffffff81931cf0 T i915_gem_object_alloc
-ffffffff81931d10 T i915_gem_object_free
-ffffffff81931d30 T i915_gem_dumb_create
-ffffffff81931e10 T i915_gem_create_ioctl
-ffffffff81931f40 T i915_gem_flush_ggtt_writes
-ffffffff81931fa0 T i915_gem_obj_prepare_shmem_read
-ffffffff81932150 t flush_write_domain
-ffffffff819322d0 T i915_gem_obj_prepare_shmem_write
-ffffffff819324a0 T i915_gem_pread_ioctl
-ffffffff81932ee0 T i915_gem_pwrite_ioctl
-ffffffff81933af0 T i915_gem_set_domain_ioctl
-ffffffff81933d50 T i915_gem_object_set_to_wc_domain
-ffffffff81933f20 T i915_gem_object_set_to_gtt_domain
-ffffffff819340e0 t i915_gem_object_bump_inactive_ggtt
-ffffffff81934260 T i915_gem_sw_finish_ioctl
-ffffffff81934330 T i915_gem_object_flush_if_display
-ffffffff819343c0 T i915_gem_mmap_ioctl
-ffffffff819345a0 T i915_gem_mmap_gtt_version
-ffffffff819345d0 T i915_gem_fault
-ffffffff81934d40 T i915_gem_object_ggtt_pin
-ffffffff81934d70 T i915_gem_release_mmap
-ffffffff81934db0 t __i915_gem_object_release_mmap
-ffffffff81934f50 T i915_gem_runtime_suspend
-ffffffff81935030 T i915_gem_mmap_gtt
-ffffffff81935150 T i915_gem_mmap_gtt_ioctl
-ffffffff81935170 T __i915_gem_object_invalidate
-ffffffff81935250 T __i915_gem_object_put_pages
-ffffffff81935350 t __i915_gem_object_unset_pages
-ffffffff81935490 T __i915_gem_object_set_pages
-ffffffff819357b0 T __i915_gem_object_get_pages
-ffffffff81935910 T i915_gem_object_pin_map
-ffffffff81935db0 T i915_gem_find_active_request
-ffffffff81935ea0 T i915_gem_reset_prepare_engine
-ffffffff81935f10 T i915_gem_reset_prepare
-ffffffff81935fe0 T i915_gem_reset_engine
-ffffffff81936300 T i915_gem_reset
-ffffffff81936460 T i915_gem_reset_finish_engine
-ffffffff81936490 T i915_gem_reset_finish
-ffffffff81936670 T i915_gem_set_wedged
-ffffffff81936c30 t nop_submit_request
-ffffffff81936c50 t nop_complete_submit_request
-ffffffff81936ca0 T i915_gem_unset_wedged
-ffffffff81936de0 T i915_gem_close_object
-ffffffff81937020 T __i915_gem_object_release_unless_active
-ffffffff81937080 T i915_gem_wait_ioctl
-ffffffff819372a0 T i915_gem_wait_for_idle
-ffffffff81937670 t wait_for_timeline
-ffffffff81937810 T i915_gem_object_set_cache_level
-ffffffff81937a00 T i915_gem_get_caching_ioctl
-ffffffff81937a80 T i915_gem_set_caching_ioctl
-ffffffff81937bf0 T i915_gem_object_pin_to_display_plane
-ffffffff81937d40 T i915_gem_object_unpin_from_display_plane
-ffffffff81937e50 T i915_gem_object_pin
-ffffffff819380b0 t i915_ggtt_offset
-ffffffff81938200 T i915_gem_busy_ioctl
-ffffffff81938380 T i915_gem_throttle_ioctl
-ffffffff81938570 T i915_gem_madvise_ioctl
-ffffffff819388f0 T i915_gem_object_init
-ffffffff81938a70 t frontbuffer_retire
-ffffffff81938ab0 T i915_gem_object_create
-ffffffff81938b80 T i915_gem_free_object
-ffffffff81938cf0 T i915_gem_sanitize
-ffffffff81938db0 T i915_gem_suspend
-ffffffff81938f40 t assert_kernel_context_is_current
-ffffffff81939210 T i915_gem_suspend_late
-ffffffff819392e0 T i915_gem_resume
-ffffffff819393a0 T i915_gem_init_hw
-ffffffff81939b30 T i915_gem_init_swizzling
-ffffffff81939ca0 T i915_gem_init
-ffffffff8193a350 T i915_gem_cleanup_engines
-ffffffff8193a450 T i915_gem_fini
-ffffffff8193a610 T i915_gem_init_mmio
-ffffffff8193a620 T i915_gem_load_init_fences
-ffffffff8193a720 T i915_gem_init_early
-ffffffff8193aa50 t i915_gem_retire_work_handler
-ffffffff8193ab10 t i915_gem_idle_work_handler
-ffffffff8193afc0 T i915_gem_cleanup_early
-ffffffff8193b0d0 T i915_gem_freeze
-ffffffff8193b110 T i915_gem_freeze_late
-ffffffff8193b220 T i915_gem_release
-ffffffff8193b270 T i915_gem_open
-ffffffff8193b340 T i915_gem_track_fb
-ffffffff8193b3e0 T i915_gem_object_create_from_data
-ffffffff8193b430 T i915_gem_object_get_sg
-ffffffff8193b760 T i915_gem_object_get_page
-ffffffff8193b800 T i915_gem_object_get_dirty_page
-ffffffff8193b8b0 T i915_gem_object_get_dma_address
-ffffffff8193b8f0 T i915_gem_object_attach_phys
-ffffffff8193bc70 t __fence_set_priority
-ffffffff8193bd90 t i915_gem_object_wait_fence
-ffffffff8193bf00 t i915_gem_object_get_pages_gtt
-ffffffff8193c2b0 t i915_gem_object_put_pages_gtt
-ffffffff8193c3f0 t i915_gem_object_pwrite_gtt
-ffffffff8193c570 t __i915_gem_object_release_shmem
-ffffffff8193c650 t __i915_gem_free_objects
-ffffffff8193cd00 t __i915_gem_free_work
-ffffffff8193cdb0 t __delayed_work_tick
-ffffffff8193cdd0 t __sleep_work
-ffffffff8193ce20 t i915_gem_object_get_pages_phys
-ffffffff8193d0a0 t i915_gem_object_put_pages_phys
-ffffffff8193d2e0 t i915_gem_object_release_phys
-ffffffff8193e000 T i915_gem_batch_pool_init
-ffffffff8193e060 T i915_gem_batch_pool_fini
-ffffffff8193e160 T i915_gem_batch_pool_get
-ffffffff8193f000 T i915_gem_clflush_object
-ffffffff8193f440 t i915_clflush_notify
-ffffffff8193f4d0 t i915_clflush_work
-ffffffff8193f750 t i915_clflush_get_driver_name
-ffffffff8193f780 t i915_clflush_get_timeline_name
-ffffffff8193f7b0 t i915_clflush_enable_signaling
-ffffffff8193f7e0 t i915_clflush_release
-ffffffff81940000 T i915_gem_context_release
-ffffffff81940080 T i915_gem_context_create_gvt
-ffffffff819400b0 T i915_gem_context_create_kernel
-ffffffff81940150 t i915_gem_create_context
-ffffffff819405f0 T i915_gem_contexts_init
-ffffffff81940850 t contexts_free_worker
-ffffffff819408c0 T i915_gem_contexts_lost
-ffffffff81940980 T i915_gem_contexts_fini
-ffffffff81940a40 T i915_gem_context_open
-ffffffff81940b10 T i915_gem_context_close
-ffffffff81940b50 t context_idr_cleanup
-ffffffff81940b90 T i915_gem_switch_to_kernel_context
-ffffffff81940ed0 T i915_gem_context_create_ioctl
-ffffffff81940fd0 T i915_gem_context_destroy_ioctl
-ffffffff81941120 T i915_gem_context_getparam_ioctl
-ffffffff81941280 T i915_gem_context_setparam_ioctl
-ffffffff819414c0 T i915_gem_context_reset_stats_ioctl
-ffffffff81941570 t i915_gem_context_free
-ffffffff81941730 t kasprintf
-ffffffff81941810 t context_close
-ffffffff81942000 T i915_gem_prime_export
-ffffffff81942090 T i915_gem_prime_import
-ffffffff81943000 T i915_gem_evict_something
-ffffffff81943400 t ggtt_is_idle
-ffffffff81943510 T i915_gem_evict_for_node
-ffffffff81943860 T i915_gem_evict_vm
-ffffffff81944000 T i915_gem_execbuffer_ioctl
-ffffffff819442f0 t i915_gem_do_execbuffer
-ffffffff81945260 T i915_gem_execbuffer2_ioctl
-ffffffff81945620 t eb_release_vmas
-ffffffff81945790 t eb_lookup_vmas
-ffffffff81946670 t eb_relocate_vma
-ffffffff81946890 t eb_relocate_slow
-ffffffff81946fb0 t eb_relocate_entry
-ffffffff81947d10 t reloc_cache_reset
-ffffffff81947f40 t reloc_gpu_flush
-ffffffff81949000 T i915_vma_put_fence
-ffffffff81949040 t fence_update
-ffffffff81949330 T i915_vma_pin_fence
-ffffffff81949670 T i915_reserve_fence
-ffffffff819497b0 T i915_unreserve_fence
-ffffffff81949800 T i915_gem_revoke_fences
-ffffffff819498c0 T i915_gem_restore_fences
-ffffffff81949a90 t fence_write
-ffffffff8194a150 T i915_gem_detect_bit_6_swizzle
-ffffffff8194a420 T i915_gem_object_do_bit_17_swizzle
-ffffffff8194aa50 T i915_gem_object_save_bit_17_swizzle
-ffffffff8194b000 T intel_sanitize_enable_ppgtt
-ffffffff8194b150 T gen6_ppgtt_pin
-ffffffff8194b290 T gen6_ppgtt_unpin
-ffffffff8194b3c0 T i915_ppgtt_init_hw
-ffffffff8194ba70 T i915_ppgtt_create
-ffffffff8194cb70 T i915_ppgtt_close
-ffffffff8194cbf0 T i915_ppgtt_release
-ffffffff8194cd90 t i915_address_space_fini
-ffffffff8194ce20 T i915_check_and_clear_faults
-ffffffff8194cf90 T i915_gem_suspend_gtt_mappings
-ffffffff8194d010 T i915_gem_gtt_prepare_pages
-ffffffff8194d040 T i915_gem_gtt_finish_pages
-ffffffff8194d0c0 T i915_gem_init_aliasing_ppgtt
-ffffffff8194d240 t ggtt_bind_vma
-ffffffff8194d2e0 t aliasing_gtt_bind_vma
-ffffffff8194d3e0 t ggtt_unbind_vma
-ffffffff8194d430 t aliasing_gtt_unbind_vma
-ffffffff8194d4f0 T i915_gem_fini_aliasing_ppgtt
-ffffffff8194d570 T i915_gem_init_ggtt
-ffffffff8194d6c0 T i915_ggtt_cleanup_hw
-ffffffff8194d880 T intel_ppat_get
-ffffffff8194db20 t __alloc_ppat_entry
-ffffffff8194dc20 T intel_ppat_put
-ffffffff8194dd00 T i915_ggtt_probe_hw
-ffffffff8194e5c0 T i915_ggtt_init_hw
-ffffffff8194e7b0 t i915_address_space_init
-ffffffff8194e8c0 t i915_gtt_color_adjust
-ffffffff8194e910 T i915_ggtt_enable_hw
-ffffffff8194e960 T i915_ggtt_enable_guc
-ffffffff8194ea10 t gen6_ggtt_invalidate
-ffffffff8194ea40 t guc_ggtt_invalidate
-ffffffff8194ea90 T i915_ggtt_disable_guc
-ffffffff8194eb10 T i915_gem_restore_gtt_mappings
-ffffffff8194ed40 T i915_gem_gtt_reserve
-ffffffff8194efa0 T i915_gem_gtt_insert
-ffffffff8194f500 t gen6_alloc_va_range
-ffffffff8194f850 t gen6_ppgtt_clear_range
-ffffffff8194f9d0 t gen6_ppgtt_insert_entries
-ffffffff8194fbb0 t gen6_ppgtt_cleanup
-ffffffff8194fcc0 t gen6_dump_ppgtt
-ffffffff8194fd40 t ppgtt_bind_vma
-ffffffff8194fdd0 t ppgtt_unbind_vma
-ffffffff8194fe00 t ppgtt_set_pages
-ffffffff8194feb0 t clear_pages
-ffffffff8194ff70 t setup_page_dma
-ffffffff81950550 t vm_free_pages_release
-ffffffff81950710 t pd_vma_bind
-ffffffff819509a0 t pd_vma_unbind
-ffffffff81950aa0 t pd_vma_set_pages
-ffffffff81950ad0 t pd_vma_clear_pages
-ffffffff81950b50 t gen8_ppgtt_alloc_4lvl
-ffffffff81950d60 t gen8_ppgtt_insert_4lvl
-ffffffff81951270 t gen8_ppgtt_clear_4lvl
-ffffffff81951420 t gen8_ppgtt_alloc_3lvl
-ffffffff81951440 t gen8_ppgtt_insert_3lvl
-ffffffff81951510 t gen8_ppgtt_clear_3lvl
-ffffffff81951530 t gen8_ppgtt_notify_vgt
-ffffffff81951710 t gen8_ppgtt_cleanup
-ffffffff819518d0 t gen8_dump_ppgtt
-ffffffff81951be0 t alloc_pdp
-ffffffff81951da0 t gen8_ppgtt_alloc_pdp
-ffffffff81952480 t free_pdp
-ffffffff81952550 t gen8_ppgtt_clear_pdp
-ffffffff81952790 t gen8_ppgtt_clear_pd
-ffffffff81952b30 t gen8_ppgtt_insert_pte_entries
-ffffffff81952df0 t gen8_ppgtt_cleanup_3lvl
-ffffffff81952f70 t __free_ppat_entry
-ffffffff81953080 t i915_ggtt_insert_page
-ffffffff819530b0 t i915_ggtt_insert_entries
-ffffffff819530f0 t i915_ggtt_clear_range
-ffffffff81953110 t i915_gmch_remove
-ffffffff81953120 t gmch_ggtt_invalidate
-ffffffff81953130 t ggtt_set_pages
-ffffffff819532f0 t intel_rotate_pages
-ffffffff81953650 t intel_partial_pages
-ffffffff819537f0 t gen6_ggtt_clear_range
-ffffffff819539c0 t gen6_ggtt_insert_page
-ffffffff81953a70 t gen6_ggtt_insert_entries
-ffffffff81953c00 t gen6_gmch_remove
-ffffffff81953c20 t iris_pte_encode
-ffffffff81953c70 t hsw_pte_encode
-ffffffff81953cc0 t byt_pte_encode
-ffffffff81953d10 t ivb_pte_encode
-ffffffff81953d90 t snb_pte_encode
-ffffffff81953e10 t ggtt_probe_common
-ffffffff81954010 t gen8_ggtt_insert_page
-ffffffff819540b0 t nop_clear_range
-ffffffff819540e0 t gen8_ggtt_clear_range
-ffffffff819542b0 t gen8_ggtt_insert_entries
-ffffffff81954400 t cnl_private_pat_update_hw
-ffffffff81954550 t bdw_private_pat_match
-ffffffff819545a0 t bdw_private_pat_update_hw
-ffffffff81954740 t chv_private_pat_match
-ffffffff81955000 T i915_gem_object_create_internal
-ffffffff81955130 t i915_gem_object_get_pages_internal
-ffffffff81955390 t i915_gem_object_put_pages_internal
-ffffffff819553e0 t internal_free_pages
-ffffffff81956000 T i915_gem_object_set_cache_coherency
-ffffffff81957000 T i915_gem_render_state_emit
-ffffffff81958000 T i915_gem_shrink
-ffffffff81958400 T i915_gem_shrink_all
-ffffffff81958460 T i915_gem_shrinker_register
-ffffffff819584f0 t i915_gem_shrinker_scan
-ffffffff81958640 t i915_gem_shrinker_count
-ffffffff819587e0 T i915_gem_shrinker_unregister
-ffffffff81958800 T i915_gem_shrinker_taints_mutex
-ffffffff81959000 T i915_gem_stolen_insert_node_in_range
-ffffffff819590f0 T i915_gem_stolen_insert_node
-ffffffff819591c0 T i915_gem_stolen_remove_node
-ffffffff81959200 T i915_gem_cleanup_stolen
-ffffffff81959240 T i915_gem_init_stolen
-ffffffff81959870 T i915_gem_object_create_stolen
-ffffffff819599c0 t _i915_gem_object_create_stolen
-ffffffff81959a80 T i915_gem_object_create_stolen_for_preallocated
-ffffffff81959ea0 t i915_gem_object_get_pages_stolen
-ffffffff81959ff0 t i915_gem_object_put_pages_stolen
-ffffffff8195a020 t i915_gem_object_release_stolen
-ffffffff8195b000 T i915_gem_fence_size
-ffffffff8195b170 T i915_gem_fence_alignment
-ffffffff8195b200 T i915_gem_object_set_tiling
-ffffffff8195b9c0 T i915_gem_set_tiling_ioctl
-ffffffff8195bbb0 T i915_gem_get_tiling_ioctl
-ffffffff8195c000 T i915_gem_userptr_ioctl
-ffffffff8195c030 T i915_gem_init_userptr
-ffffffff8195c130 T i915_gem_cleanup_userptr
-ffffffff8195d000 T i915_gemfs_init
-ffffffff8195d030 T i915_gemfs_fini
-ffffffff8195e000 T i915_error_printf
-ffffffff8195e070 t i915_error_vprintf
-ffffffff8195e1d0 T i915_error_state_to_str
-ffffffff8195faa0 t print_error_buffers
-ffffffff8195fca0 t i915_error_puts
-ffffffff8195fdc0 T i915_error_state_buf_init
-ffffffff8195fed0 T __i915_gpu_state_free
-ffffffff81960a60 T i915_capture_gpu_state
-ffffffff81962450 T i915_capture_error_state
-ffffffff81962720 T i915_first_error_state
-ffffffff81962780 T i915_reset_error_state
-ffffffff81962810 t __i915_printfn_error
-ffffffff81962830 t i915_error_object_create
-ffffffff81962b30 t record_request
-ffffffff81962ce0 t capture_error_bo
-ffffffff81963000 T i915_hotplug_interrupt_update
-ffffffff819630b0 T ilk_update_display_irq
-ffffffff819631b0 T gen5_enable_gt_irq
-ffffffff81963240 T gen5_disable_gt_irq
-ffffffff81963290 T gen6_unmask_pm_irq
-ffffffff819633a0 T gen6_mask_pm_irq
-ffffffff819634b0 T gen11_reset_rps_interrupts
-ffffffff819635a0 T gen6_reset_rps_interrupts
-ffffffff81963680 T gen6_enable_rps_interrupts
-ffffffff81963910 T gen6_disable_rps_interrupts
-ffffffff81963c00 T gen9_reset_guc_interrupts
-ffffffff81963d20 T gen9_enable_guc_interrupts
-ffffffff81963f50 T gen9_disable_guc_interrupts
-ffffffff819640d0 T bdw_update_pipe_irq
-ffffffff819641e0 T ibx_display_interrupt_update
-ffffffff819642b0 T i915_pipestat_enable_mask
-ffffffff819643f0 T i915_enable_pipestat
-ffffffff81964520 T i915_disable_pipestat
-ffffffff81964640 T intel_get_crtc_scanline
-ffffffff819646a0 t __intel_get_crtc_scanline
-ffffffff819648a0 T gen6_rps_reset_ei
-ffffffff819648f0 T i915_handle_error
-ffffffff81965120 T gen8_irq_power_well_post_enable
-ffffffff819652d0 T gen8_irq_power_well_pre_disable
-ffffffff81965430 T valleyview_enable_display_irqs
-ffffffff819654a0 t vlv_display_irq_reset
-ffffffff819656c0 t vlv_display_irq_postinstall
-ffffffff81965960 T valleyview_disable_display_irqs
-ffffffff819659b0 T intel_irq_init
-ffffffff81965ed0 t gen6_pm_rps_work
-ffffffff81966300 t ivybridge_parity_work
-ffffffff81966690 t g4x_get_vblank_counter
-ffffffff819666d0 t i915_get_vblank_counter
-ffffffff81966810 t i915_get_crtc_scanoutpos
-ffffffff81966a90 t cherryview_irq_handler
-ffffffff81966de0 t cherryview_irq_reset
-ffffffff81966f20 t cherryview_irq_postinstall
-ffffffff81966fd0 t i965_enable_vblank
-ffffffff819670d0 t i965_disable_vblank
-ffffffff819671b0 t i915_hpd_irq_setup
-ffffffff819672a0 t valleyview_irq_handler
-ffffffff819675d0 t valleyview_irq_reset
-ffffffff81967660 t valleyview_irq_postinstall
-ffffffff81967700 t gen11_irq_handler
-ffffffff81967b50 t gen11_irq_reset
-ffffffff81968250 t gen11_irq_postinstall
-ffffffff819686b0 t gen8_enable_vblank
-ffffffff819687b0 t gen8_disable_vblank
-ffffffff81968870 t gen11_hpd_irq_setup
-ffffffff81968b10 t gen8_irq_handler
-ffffffff81968c50 t gen8_irq_reset
-ffffffff81969060 t gen8_irq_postinstall
-ffffffff81969380 t bxt_hpd_irq_setup
-ffffffff81969540 t spt_hpd_irq_setup
-ffffffff81969730 t ilk_hpd_irq_setup
-ffffffff81969b80 t ironlake_irq_handler
-ffffffff8196a6b0 t ironlake_irq_reset
-ffffffff8196a820 t ironlake_irq_postinstall
-ffffffff8196add0 t ironlake_enable_vblank
-ffffffff8196aee0 t ironlake_disable_vblank
-ffffffff8196afb0 t i8xx_irq_reset
-ffffffff8196b110 t i8xx_irq_postinstall
-ffffffff8196b3a0 t i8xx_irq_handler
-ffffffff8196b5f0 t i8xx_enable_vblank
-ffffffff8196b6f0 t i8xx_disable_vblank
-ffffffff8196b7d0 t i915_irq_reset
-ffffffff8196b9e0 t i915_irq_postinstall
-ffffffff8196bdf0 t i915_irq_handler
-ffffffff8196c170 t i965_irq_reset
-ffffffff8196c370 t i965_irq_postinstall
-ffffffff8196c810 t i965_irq_handler
-ffffffff8196cc20 T intel_irq_fini
-ffffffff8196cc60 T intel_irq_install
-ffffffff8196cc90 T intel_irq_uninstall
-ffffffff8196cce0 T intel_runtime_pm_disable_interrupts
-ffffffff8196cd30 T intel_runtime_pm_enable_interrupts
-ffffffff8196cd80 t wedge_me
-ffffffff8196cde0 t __delayed_work_tick
-ffffffff8196ce00 t kasprintf
-ffffffff8196ced0 t i9xx_pipestat_irq_ack
-ffffffff8196d030 t gen8_gt_irq_handler
-ffffffff8196d300 t i9xx_hpd_irq_handler
-ffffffff8196d4e0 t valleyview_pipestat_irq_handler
-ffffffff8196d5d0 t gen6_rps_irq_handler
-ffffffff8196d770 t notify_ring
-ffffffff8196da20 t i9xx_pipe_crc_irq_handler
-ffffffff8196db50 t gmbus_irq_handler
-ffffffff8196dbd0 t gen8_gt_irq_reset
-ffffffff8196dec0 t gen8_gt_irq_postinstall
-ffffffff8196e2d0 t snb_gt_irq_handler
-ffffffff8196e460 t gen5_gt_irq_reset
-ffffffff8196e610 t gen5_gt_irq_postinstall
-ffffffff8196e8d0 t gen8_de_irq_handler
-ffffffff8196f550 t ilk_hpd_irq_handler
-ffffffff8196f680 t cpt_irq_handler
-ffffffff8196f880 t ibx_hpd_irq_handler
-ffffffff8196f9e0 t gen8_de_irq_postinstall
-ffffffff81970170 t ibx_irq_reset
-ffffffff81971000 T i915_memcpy_from_wc
-ffffffff81971030 T i915_memcpy_init_early
-ffffffff81972000 T i915_params_dump
-ffffffff81972460 t _print_param
-ffffffff81973000 T i915_oa_init_reg_state
-ffffffff81973140 T i915_perf_open_ioctl
-ffffffff81973360 T i915_perf_register
-ffffffff81973380 T i915_perf_unregister
-ffffffff819733f0 T i915_perf_add_config_ioctl
-ffffffff81973440 T i915_perf_remove_config_ioctl
-ffffffff819735e0 T i915_perf_init
-ffffffff819738d0 t gen7_is_valid_b_counter_addr
-ffffffff81973920 t hsw_is_valid_mux_addr
-ffffffff819739a0 t gen7_init_oa_buffer
-ffffffff81973aa0 t hsw_enable_metric_set
-ffffffff81973c10 t hsw_disable_metric_set
-ffffffff81973cf0 t gen7_oa_enable
-ffffffff81973e60 t gen7_oa_disable
-ffffffff81973ef0 t gen7_oa_read
-ffffffff81974380 t gen7_oa_hw_tail_read
-ffffffff819743d0 t gen8_init_oa_buffer
-ffffffff81974500 t gen8_oa_enable
-ffffffff81974640 t gen8_oa_disable
-ffffffff819746d0 t gen8_oa_read
-ffffffff81974c00 t gen8_oa_hw_tail_read
-ffffffff81974c50 t gen8_is_valid_mux_addr
-ffffffff81974cc0 t gen8_is_valid_flex_addr
-ffffffff81974d40 t chv_is_valid_mux_addr
-ffffffff81974da0 t gen8_enable_metric_set
-ffffffff81974ec0 t gen8_disable_metric_set
-ffffffff81974f20 t gen10_is_valid_mux_addr
-ffffffff81974f90 t gen10_disable_metric_set
-ffffffff81974ff0 t oa_poll_check_timer_cb
-ffffffff81975030 T i915_perf_fini
-ffffffff81975110 t destroy_config
-ffffffff819751b0 t i915_ggtt_offset
-ffffffff81975300 t gen8_configure_all_contexts
-ffffffff81976000 T i915_query_ioctl
-ffffffff81976100 t query_topology_info
-ffffffff81977000 t i915_fence_get_driver_name
-ffffffff81977030 t i915_fence_get_timeline_name
-ffffffff819770d0 t i915_fence_enable_signaling
-ffffffff81977130 t i915_fence_signaled
-ffffffff819771e0 t i915_fence_wait
-ffffffff81977240 t i915_fence_release
-ffffffff819772b0 T i915_gem_set_global_seqno
-ffffffff819772f0 t reset_all_global_seqno
-ffffffff81977510 T i915_gem_retire_noop
-ffffffff81977540 T i915_request_retire_upto
-ffffffff81977630 t i915_request_retire
-ffffffff81977f60 T __i915_request_submit
-ffffffff819781d0 T i915_request_submit
-ffffffff81978210 T __i915_request_unsubmit
-ffffffff819783f0 T i915_request_unsubmit
-ffffffff81978430 T i915_request_alloc
-ffffffff81978b60 t submit_notify
-ffffffff81978bf0 T i915_request_await_dma_fence
-ffffffff81979000 T i915_request_await_object
-ffffffff81979210 T i915_request_skip
-ffffffff819792c0 T i915_request_add
-ffffffff81979790 T i915_request_wait
-ffffffff81979e90 t __i915_spin_request
-ffffffff8197a090 T i915_retire_requests
-ffffffff8197b000 T i915_save_state
-ffffffff8197b400 T i915_restore_state
-ffffffff8197c000 T __i915_sw_fence_init
-ffffffff8197c090 T i915_sw_fence_commit
-ffffffff8197c0d0 T i915_sw_fence_await_sw_fence
-ffffffff8197c0e0 t __i915_sw_fence_await_sw_fence
-ffffffff8197c300 T i915_sw_fence_await_sw_fence_gfp
-ffffffff8197c320 T i915_sw_fence_await_dma_fence
-ffffffff8197c680 t dma_i915_sw_fence_wake
-ffffffff8197c6e0 t irq_i915_sw_fence_work
-ffffffff8197c750 t timer_i915_sw_fence_wake
-ffffffff8197c820 t dma_i915_sw_fence_wake_timer
-ffffffff8197c890 T i915_sw_fence_await_reservation
-ffffffff8197caa0 t __i915_sw_fence_complete
-ffffffff8197cc20 t i915_sw_fence_wake
-ffffffff8197d000 T i915_syncmap_init
-ffffffff8197d030 T i915_syncmap_is_later
-ffffffff8197d1d0 T i915_syncmap_set
-ffffffff8197d300 t __sync_set
-ffffffff8197d850 T i915_syncmap_free
-ffffffff8197d8a0 t __sync_free
-ffffffff8197e000 T i915_timeline_init
-ffffffff8197e0a0 T i915_timelines_park
-ffffffff8197e100 T i915_timeline_fini
-ffffffff8197e1a0 T i915_timeline_create
-ffffffff8197e2a0 T __i915_timeline_free
-ffffffff8197f000 T i915_check_vgpu
-ffffffff8197f060 T intel_vgpu_has_full_48bit_ppgtt
-ffffffff8197f090 T intel_vgt_deballoon
-ffffffff8197f1a0 T intel_vgt_balloon
-ffffffff81980000 T i915_vma_instance
-ffffffff819807c0 t vma_lookup
-ffffffff819808d0 T i915_vma_bind
-ffffffff81980ab0 T i915_vma_pin_iomap
-ffffffff81980d40 T i915_vma_flush_writes
-ffffffff81980d90 T i915_vma_unpin_iomap
-ffffffff81980f30 T i915_vma_unpin_and_release
-ffffffff81981100 T i915_vma_close
-ffffffff819811d0 T i915_vma_misplaced
-ffffffff819812b0 T __i915_vma_set_map_and_fenceable
-ffffffff81981430 T i915_gem_valid_gtt_space
-ffffffff81981540 T __i915_vma_do_pin
-ffffffff81982050 t i915_vma_remove
-ffffffff81982350 T i915_vma_reopen
-ffffffff819823b0 T i915_vma_destroy
-ffffffff81982750 T i915_vma_unbind
-ffffffff81982d20 T i915_vma_parked
-ffffffff81982e10 T i915_vma_revoke_mmap
-ffffffff81982fa0 T i915_vma_move_to_active
-ffffffff819836d0 t i915_vma_last_retire
-ffffffff819836e0 t __i915_vma_retire
-ffffffff81983a70 t i915_vma_retire
-ffffffff81984000 T intel_digital_connector_atomic_get_property
-ffffffff81984080 T intel_digital_connector_atomic_set_property
-ffffffff81984100 T intel_digital_connector_atomic_check
-ffffffff819841c0 T intel_digital_connector_duplicate_state
-ffffffff81984240 T intel_crtc_duplicate_state
-ffffffff819842e0 T intel_crtc_destroy_state
-ffffffff819842f0 T intel_atomic_setup_scalers
-ffffffff81984600 T intel_atomic_state_alloc
-ffffffff81984680 T intel_atomic_state_clear
-ffffffff81985000 T intel_create_plane_state
-ffffffff81985060 T intel_plane_duplicate_state
-ffffffff81985100 T intel_plane_destroy_state
-ffffffff81985140 T intel_plane_atomic_check_with_state
-ffffffff81985320 t intel_plane_atomic_check
-ffffffff819853a0 t intel_plane_atomic_update
-ffffffff81985410 T intel_plane_atomic_get_property
-ffffffff81985440 T intel_plane_atomic_set_property
-ffffffff81986000 T intel_audio_codec_enable
-ffffffff81986190 T intel_audio_codec_disable
-ffffffff81986290 T intel_init_audio_hooks
-ffffffff81986340 t g4x_audio_codec_enable
-ffffffff81986580 t g4x_audio_codec_disable
-ffffffff81986610 t ilk_audio_codec_enable
-ffffffff81986930 t ilk_audio_codec_disable
-ffffffff81986a70 t hsw_audio_codec_enable
-ffffffff81986f60 t hsw_audio_codec_disable
-ffffffff81987060 T i915_audio_component_init
-ffffffff81987090 T i915_audio_component_cleanup
-ffffffff819870b0 T intel_audio_init
-ffffffff819870c0 T intel_audio_deinit
-ffffffff81988000 T intel_bios_is_valid_vbt
-ffffffff81988080 T intel_bios_init
-ffffffff81989fe0 T intel_bios_cleanup
-ffffffff8198a0f0 T intel_bios_is_tv_present
-ffffffff8198a190 T intel_bios_is_lvds_present
-ffffffff8198a280 T intel_bios_is_port_present
-ffffffff8198a350 T intel_bios_is_port_edp
-ffffffff8198a3f0 T intel_bios_is_port_dp_dual_mode
-ffffffff8198a4a0 T intel_bios_is_dsi_present
-ffffffff8198a520 T intel_bios_is_port_hpd_inverted
-ffffffff8198a660 T intel_bios_is_lspcon_present
-ffffffff8198a740 t fill_detail_timing_data
-ffffffff8198b000 T intel_engine_wakeup
-ffffffff8198b090 T __intel_engine_disarm_breadcrumbs
-ffffffff8198b210 T intel_engine_pin_breadcrumbs_irq
-ffffffff8198b330 T intel_engine_unpin_breadcrumbs_irq
-ffffffff8198b3f0 T intel_engine_disarm_breadcrumbs
-ffffffff8198b640 t missed_breadcrumb
-ffffffff8198b6f0 T intel_engine_add_wait
-ffffffff8198b780 t __intel_engine_add_wait
-ffffffff8198bda0 T intel_engine_remove_wait
-ffffffff8198be60 t __intel_engine_remove_wait
-ffffffff8198c1e0 T intel_engine_enable_signaling
-ffffffff8198c350 T intel_engine_cancel_signaling
-ffffffff8198c410 T intel_engine_init_breadcrumbs
-ffffffff8198c510 t intel_breadcrumbs_fake_irq
-ffffffff8198c640 t intel_breadcrumbs_hangcheck
-ffffffff8198c780 t intel_breadcrumbs_signaler
-ffffffff8198cbe0 T intel_engine_reset_breadcrumbs
-ffffffff8198cd00 T intel_engine_fini_breadcrumbs
-ffffffff8198d000 T skl_init_cdclk
-ffffffff8198d1b0 t skl_set_cdclk
-ffffffff8198d700 T skl_uninit_cdclk
-ffffffff8198d7b0 T bxt_init_cdclk
-ffffffff8198d970 t bxt_set_cdclk
-ffffffff8198dd00 T bxt_uninit_cdclk
-ffffffff8198dd90 T icl_init_cdclk
-ffffffff8198dfb0 T intel_update_cdclk
-ffffffff8198e030 T intel_dump_cdclk_state
-ffffffff8198e060 t icl_calc_cdclk_pll_vco
-ffffffff8198e170 t icl_set_cdclk
-ffffffff8198e360 T icl_uninit_cdclk
-ffffffff8198e450 T cnl_init_cdclk
-ffffffff8198e5d0 t cnl_set_cdclk
-ffffffff8198e820 T cnl_uninit_cdclk
-ffffffff8198e8a0 T intel_cdclk_needs_modeset
-ffffffff8198e8e0 T intel_cdclk_changed
-ffffffff8198e930 T intel_set_cdclk
-ffffffff8198ea40 T intel_crtc_compute_min_cdclk
-ffffffff8198ecb0 T intel_update_max_cdclk
-ffffffff8198f050 T intel_update_rawclk
-ffffffff8198f230 T intel_init_cdclk_hooks
-ffffffff8198f550 t chv_set_cdclk
-ffffffff8198f860 t vlv_modeset_calc_cdclk
-ffffffff8198fb00 t vlv_set_cdclk
-ffffffff8198fff0 t bdw_set_cdclk
-ffffffff819904d0 t bdw_modeset_calc_cdclk
-ffffffff819906e0 t bxt_modeset_calc_cdclk
-ffffffff81990a90 t skl_modeset_calc_cdclk
-ffffffff81990d70 t cnl_modeset_calc_cdclk
-ffffffff81991320 t icl_modeset_calc_cdclk
-ffffffff81991a80 t icl_get_cdclk
-ffffffff81991c20 t cnl_get_cdclk
-ffffffff81991d80 t skl_get_cdclk
-ffffffff81991f70 t bxt_get_cdclk
-ffffffff819920d0 t bdw_get_cdclk
-ffffffff819921b0 t hsw_get_cdclk
-ffffffff81992270 t vlv_get_cdclk
-ffffffff81992320 t fixed_400mhz_get_cdclk
-ffffffff81992350 t fixed_450mhz_get_cdclk
-ffffffff81992380 t gm45_get_cdclk
-ffffffff819924e0 t g33_get_cdclk
-ffffffff81992660 t i965gm_get_cdclk
-ffffffff819927c0 t pnv_get_cdclk
-ffffffff81992850 t i945gm_get_cdclk
-ffffffff819928c0 t i915gm_get_cdclk
-ffffffff81992930 t fixed_333mhz_get_cdclk
-ffffffff81992960 t fixed_266mhz_get_cdclk
-ffffffff81992990 t i85x_get_cdclk
-ffffffff81992a10 t fixed_200mhz_get_cdclk
-ffffffff81992a40 t fixed_133mhz_get_cdclk
-ffffffff81992a70 t cnl_cdclk_pll_disable
-ffffffff81992bc0 t cnl_cdclk_pll_enable
-ffffffff81993000 T intel_color_set_csc
-ffffffff81993040 T intel_color_load_luts
-ffffffff81993060 T intel_color_check
-ffffffff81993120 T intel_color_init
-ffffffff81993240 t cherryview_load_csc_matrix
-ffffffff81993600 t cherryview_load_luts
-ffffffff819938f0 t ilk_load_csc_matrix
-ffffffff81994140 t haswell_load_luts
-ffffffff81994220 t broadwell_load_luts
-ffffffff81994530 t glk_load_luts
-ffffffff81994760 t i9xx_load_luts
-ffffffff81994780 t i9xx_load_luts_internal
-ffffffff819949a0 t bdw_load_gamma_lut
-ffffffff81995000 T intel_crt_port_enabled
-ffffffff81995080 T intel_crt_reset
-ffffffff81995130 T intel_crt_init
-ffffffff81995510 t hsw_crt_get_config
-ffffffff819955c0 t hsw_crt_compute_config
-ffffffff81995650 t hsw_pre_pll_enable_crt
-ffffffff819956a0 t hsw_pre_enable_crt
-ffffffff81995720 t hsw_enable_crt
-ffffffff81995890 t hsw_disable_crt
-ffffffff819958e0 t hsw_post_disable_crt
-ffffffff81995a30 t pch_crt_compute_config
-ffffffff81995a70 t pch_disable_crt
-ffffffff81995aa0 t pch_post_disable_crt
-ffffffff81995b80 t intel_crt_compute_config
-ffffffff81995bb0 t intel_disable_crt
-ffffffff81995c90 t intel_crt_get_config
-ffffffff81995d30 t intel_crt_get_hw_state
-ffffffff81995df0 t intel_enable_crt
-ffffffff81995ed0 t intel_crt_destroy
-ffffffff81995f00 t intel_spurious_crt_detect_dmi_callback
-ffffffff81995f30 t intel_crt_get_modes
-ffffffff819960e0 t intel_crt_detect
-ffffffff819969b0 t intel_crt_mode_valid
-ffffffff81996a90 t intel_crt_detect_ddc
-ffffffff81997000 T intel_csr_load_program
-ffffffff81997250 T intel_csr_ucode_init
-ffffffff81997370 t csr_load_work_fn
-ffffffff819977f0 T intel_csr_ucode_suspend
-ffffffff81997860 T intel_csr_ucode_resume
-ffffffff819978b0 T intel_csr_ucode_fini
-ffffffff81998000 T hsw_fdi_link_train
-ffffffff81998550 t intel_prepare_dp_ddi_buffers
-ffffffff81998860 T intel_ddi_set_pipe_settings
-ffffffff81998970 T intel_ddi_set_vc_payload_alloc
-ffffffff81998a20 T intel_ddi_enable_transcoder_func
-ffffffff81998cb0 T intel_ddi_disable_transcoder_func
-ffffffff81998d90 T intel_ddi_toggle_hdcp_signalling
-ffffffff81998ef0 T intel_ddi_connector_get_hw_state
-ffffffff81999000 T intel_ddi_get_hw_state
-ffffffff81999210 T intel_ddi_enable_pipe_clock
-ffffffff81999330 T intel_ddi_disable_pipe_clock
-ffffffff81999390 T intel_ddi_dp_voltage_max
-ffffffff81999690 t intel_ddi_get_buf_trans_edp
-ffffffff819998c0 T intel_ddi_dp_pre_emphasis_max
-ffffffff819998f0 T bxt_signal_levels
-ffffffff81999a10 t icl_ddi_vswing_sequence
-ffffffff81999fc0 t cnl_ddi_vswing_sequence
-ffffffff8199a850 T ddi_signal_levels
-ffffffff8199a900 t skl_ddi_set_iboost
-ffffffff8199ad80 T icl_map_plls_to_ports
-ffffffff8199af60 T icl_unmap_plls_to_ports
-ffffffff8199b090 T intel_ddi_fdi_post_disable
-ffffffff8199b1d0 t intel_disable_ddi_buf
-ffffffff8199b360 t intel_ddi_clk_disable
-ffffffff8199b4e0 T intel_ddi_prepare_link_retrain
-ffffffff8199b740 T intel_ddi_compute_min_voltage_level
-ffffffff8199b7a0 T intel_ddi_get_config
-ffffffff8199c100 T intel_ddi_init
-ffffffff8199c580 t intel_ddi_hotplug
-ffffffff8199c890 t intel_ddi_compute_output_type
-ffffffff8199c910 t intel_ddi_compute_config
-ffffffff8199ca00 t intel_enable_ddi
-ffffffff8199cc60 t bxt_ddi_pre_pll_enable
-ffffffff8199cc80 t intel_ddi_pre_enable
-ffffffff8199d770 t intel_disable_ddi
-ffffffff8199d840 t intel_ddi_post_disable
-ffffffff8199d9d0 t intel_ddi_get_power_domains
-ffffffff8199da70 t cnl_calc_wrpll_link
-ffffffff8199dc00 t intel_ddi_clk_select
-ffffffff8199e000 T intel_platform_name
-ffffffff8199e090 T intel_device_info_dump_flags
-ffffffff8199e800 T intel_device_info_dump_runtime
-ffffffff8199eb80 T intel_device_info_dump
-ffffffff8199ec30 T intel_device_info_dump_topology
-ffffffff8199ee60 T intel_device_info_runtime_init
-ffffffff819a1030 T intel_driver_caps_print
-ffffffff819a1090 T intel_device_info_init_mmio
-ffffffff819a2000 T vlv_get_hpll_vco
-ffffffff819a2070 T vlv_get_cck_clock
-ffffffff819a2130 T vlv_get_cck_clock_hpll
-ffffffff819a2230 T chv_calc_dpll_params
-ffffffff819a22f0 T bxt_find_best_dpll
-ffffffff819a2310 t chv_find_best_dpll
-ffffffff819a2610 T intel_crtc_active
-ffffffff819a2670 T intel_pipe_to_cpu_transcoder
-ffffffff819a26b0 T assert_pll
-ffffffff819a2790 T assert_dsi_pll
-ffffffff819a2870 T assert_fdi_rx_pll
-ffffffff819a2930 T assert_panel_unlocked
-ffffffff819a2b10 T assert_pipe
-ffffffff819a2c90 T assert_pch_transcoder_disabled
-ffffffff819a2d20 T vlv_wait_port_ready
-ffffffff819a2e50 T lpt_disable_pch_transcoder
-ffffffff819a2f20 T intel_crtc_pch_transcoder
-ffffffff819a2f60 T intel_fb_align_height
-ffffffff819a2fe0 T intel_rotation_info_size
-ffffffff819a3020 T intel_pin_and_fence_fb_obj
-ffffffff819a3260 T intel_unpin_fb_vma
-ffffffff819a3310 T intel_fb_xy_to_linear
-ffffffff819a3350 T intel_add_fb_offsets
-ffffffff819a33c0 T intel_compute_tile_offset
-ffffffff819a3580 t _intel_compute_tile_offset
-ffffffff819a3790 T skl_format_to_fourcc
-ffffffff819a3810 T skl_check_plane_surface
-ffffffff819a3ff0 T i9xx_check_plane_surface
-ffffffff819a4110 T skl_plane_stride
-ffffffff819a41e0 T skl_plane_ctl
-ffffffff819a4510 T glk_plane_color_ctl
-ffffffff819a45a0 T intel_prepare_reset
-ffffffff819a4760 T intel_finish_reset
-ffffffff819a49c0 t __intel_display_resume
-ffffffff819a4b00 T intel_pps_unlock_regs_wa
-ffffffff819a4bd0 T intel_modeset_init_hw
-ffffffff819a4c60 T intel_has_pending_fb_unpin
-ffffffff819a4d50 T lpt_disable_iclkip
-ffffffff819a4dc0 T lpt_get_iclkip
-ffffffff819a4ec0 T skl_scaler_calc_phase
-ffffffff819a4f20 T skl_update_scaler_crtc
-ffffffff819a4f90 t skl_update_scaler
-ffffffff819a5140 T hsw_enable_ips
-ffffffff819a5290 T hsw_disable_ips
-ffffffff819a53d0 T intel_port_is_tc
-ffffffff819a5410 T intel_port_to_tc
-ffffffff819a5450 T intel_port_to_power_domain
-ffffffff819a54b0 T intel_display_suspend
-ffffffff819a5520 T intel_encoder_destroy
-ffffffff819a5550 T intel_connector_init
-ffffffff819a55b0 T intel_connector_alloc
-ffffffff819a5630 T intel_connector_free
-ffffffff819a5670 T intel_connector_get_hw_state
-ffffffff819a56c0 T hsw_crtc_state_ips_capable
-ffffffff819a5770 T intel_link_compute_m_n
-ffffffff819a5910 T intel_dp_set_m_n
-ffffffff819a5a60 t intel_cpu_transcoder_set_m_n
-ffffffff819a5d60 T vlv_force_pll_on
-ffffffff819a5ee0 t chv_prepare_pll
-ffffffff819a61d0 t chv_enable_pll
-ffffffff819a64b0 t vlv_prepare_pll
-ffffffff819a6820 t vlv_enable_pll
-ffffffff819a6a00 T vlv_force_pll_off
-ffffffff819a6ae0 t chv_disable_pll
-ffffffff819a6c10 T intel_mode_from_pipe_config
-ffffffff819a6cb0 T intel_init_pch_refclk
-ffffffff819a7130 t lpt_init_pch_refclk
-ffffffff819a77b0 T ironlake_get_lanes_required
-ffffffff819a7810 T intel_dp_get_m_n
-ffffffff819a7960 t intel_cpu_transcoder_get_m_n
-ffffffff819a7cc0 T hsw_enable_pc8
-ffffffff819a85a0 t lpt_disable_clkout_dp
-ffffffff819a8680 T hsw_disable_pc8
-ffffffff819a8a80 T intel_framebuffer_create
-ffffffff819a8b10 t intel_framebuffer_init
-ffffffff819a9800 T intel_get_load_detect_pipe
-ffffffff819a9ba0 T intel_release_load_detect_pipe
-ffffffff819a9c00 T intel_dotclock_calculate
-ffffffff819a9c50 T intel_encoder_current_mode
-ffffffff819a9e20 T intel_plane_atomic_calc_changes
-ffffffff819aa400 T intel_crtc_get_vblank_counter
-ffffffff819aa450 T intel_prepare_plane_fb
-ffffffff819aa870 t add_rps_boost_after_vblank
-ffffffff819aa9d0 T intel_cleanup_plane_fb
-ffffffff819aaad0 T skl_max_scale
-ffffffff819aabd0 T intel_crtc_arm_fifo_underrun
-ffffffff819aac70 T intel_plane_destroy
-ffffffff819aaca0 T skl_plane_has_planar
-ffffffff819aad30 T intel_get_pipe_from_connector
-ffffffff819aadc0 T intel_get_pipe_from_crtc_id_ioctl
-ffffffff819aae40 T intel_init_display_hooks
-ffffffff819ab0e0 t haswell_get_pipe_config
-ffffffff819abbf0 t skylake_get_initial_plane_config
-ffffffff819abff0 t haswell_crtc_compute_clock
-ffffffff819ac140 t haswell_crtc_enable
-ffffffff819acf40 t haswell_crtc_disable
-ffffffff819ad2b0 t i9xx_get_initial_plane_config
-ffffffff819ad600 t ironlake_get_pipe_config
-ffffffff819ad9f0 t ironlake_crtc_compute_clock
-ffffffff819adcf0 t ironlake_crtc_enable
-ffffffff819af2e0 t ironlake_crtc_disable
-ffffffff819afd00 t i9xx_get_pipe_config
-ffffffff819b0410 t chv_crtc_compute_clock
-ffffffff819b0500 t valleyview_crtc_enable
-ffffffff819b0a00 t i9xx_crtc_disable
-ffffffff819b0f90 t vlv_crtc_compute_clock
-ffffffff819b14a0 t g4x_crtc_compute_clock
-ffffffff819b15e0 t i9xx_crtc_enable
-ffffffff819b1d80 t pnv_crtc_compute_clock
-ffffffff819b2110 t i9xx_crtc_compute_clock
-ffffffff819b2200 t i8xx_crtc_compute_clock
-ffffffff819b2430 t ironlake_fdi_link_train
-ffffffff819b2850 t gen6_fdi_link_train
-ffffffff819b2eb0 t ivb_manual_fdi_link_train
-ffffffff819b34f0 t skl_update_crtcs
-ffffffff819b37a0 t intel_update_crtcs
-ffffffff819b3840 T intel_modeset_init
-ffffffff819b55a0 t intel_atomic_helper_free_state_worker
-ffffffff819b5620 t i915_disable_vga
-ffffffff819b56e0 t intel_modeset_setup_hw_state
-ffffffff819b68a0 T i830_enable_pipe
-ffffffff819b6de0 T i830_disable_pipe
-ffffffff819b7040 T i915_redisable_vga_power_on
-ffffffff819b70c0 T i915_redisable_vga
-ffffffff819b7160 T intel_display_resume
-ffffffff819b7260 T intel_connector_register
-ffffffff819b7270 T intel_connector_unregister
-ffffffff819b7290 T intel_modeset_cleanup
-ffffffff819b73f0 T intel_connector_attach_encoder
-ffffffff819b7410 T intel_modeset_vga_set_state
-ffffffff819b7500 T intel_display_capture_error_state
-ffffffff819b7ac0 T intel_display_print_error_state
-ffffffff819b7e70 t intel_PLL_is_valid
-ffffffff819b7f70 t intel_tile_width_bytes
-ffffffff819b8100 t skl_max_plane_width
-ffffffff819b81f0 t _intel_adjust_tile_offset
-ffffffff819b8420 t do_rps_boost
-ffffffff819b8510 t intel_user_framebuffer_destroy
-ffffffff819b8720 t intel_user_framebuffer_create_handle
-ffffffff819b8770 t intel_user_framebuffer_dirty
-ffffffff819b87e0 t intel_get_pipe_timings
-ffffffff819b8a50 t intel_set_pipe_timings
-ffffffff819b8df0 t skylake_pfit_enable
-ffffffff819b8f40 t intel_enable_pipe
-ffffffff819b9390 t ironlake_pch_transcoder_set_timings
-ffffffff819b9650 t intel_disable_pipe
-ffffffff819b9840 t i9xx_crtc_clock_get
-ffffffff819b9b10 t g4x_find_best_dpll
-ffffffff819b9e60 t assert_pch_dp_disabled
-ffffffff819b9f60 t assert_pch_hdmi_disabled
-ffffffff819ba060 t i9xx_set_pipeconf
-ffffffff819ba230 t i9xx_pfit_enable
-ffffffff819ba370 t i9xx_compute_dpll
-ffffffff819ba4f0 t i9xx_find_best_dpll
-ffffffff819ba7e0 t intel_update_crtc
-ffffffff819ba8d0 t intel_pre_plane_update
-ffffffff819baba0 t intel_user_framebuffer_create
-ffffffff819bac90 t intel_get_format_info
-ffffffff819bad30 t intel_mode_valid
-ffffffff819bae20 t intel_atomic_check
-ffffffff819bbe80 t intel_atomic_commit
-ffffffff819bc1d0 t intel_atomic_state_free
-ffffffff819bc200 t intel_dump_pipe_config
-ffffffff819bc390 t intel_pipe_config_compare
-ffffffff819be350 t pipe_config_err
-ffffffff819be400 t intel_atomic_commit_ready
-ffffffff819be480 t intel_atomic_commit_work
-ffffffff819be490 t intel_atomic_commit_tail
-ffffffff819bfa80 t modeset_get_crtc_power_domains
-ffffffff819bfbb0 t intel_atomic_cleanup_work
-ffffffff819bfc70 t verify_connector_state
-ffffffff819bff00 t verify_single_dpll_state
-ffffffff819c0240 t quirk_ssc_force_disable
-ffffffff819c0270 t quirk_invert_brightness
-ffffffff819c02a0 t quirk_backlight_present
-ffffffff819c02d0 t quirk_increase_t12_delay
-ffffffff819c0300 t quirk_increase_ddi_disabled_time
-ffffffff819c0330 t intel_dmi_reverse_brightness
-ffffffff819c0360 t intel_check_primary_plane
-ffffffff819c0720 t i9xx_update_plane
-ffffffff819c0a60 t i9xx_disable_plane
-ffffffff819c0b20 t i9xx_plane_get_hw_state
-ffffffff819c0bf0 t skl_plane_format_mod_supported
-ffffffff819c0d20 t intel_plane_ggtt_offset
-ffffffff819c0e90 t i965_plane_format_mod_supported
-ffffffff819c0f20 t i8xx_plane_format_mod_supported
-ffffffff819c0fa0 t i845_update_cursor
-ffffffff819c11f0 t i845_disable_cursor
-ffffffff819c1320 t i845_cursor_get_hw_state
-ffffffff819c13b0 t i845_check_cursor
-ffffffff819c1480 t i9xx_update_cursor
-ffffffff819c1780 t i9xx_disable_cursor
-ffffffff819c1790 t i9xx_cursor_get_hw_state
-ffffffff819c1870 t i9xx_check_cursor
-ffffffff819c1a60 t intel_check_cursor
-ffffffff819c1b50 t intel_legacy_cursor_update
-ffffffff819c2000 t intel_cursor_format_mod_supported
-ffffffff819c2040 t intel_crtc_destroy
-ffffffff819c2070 t intel_crtc_atomic_check
-ffffffff819c2380 t intel_begin_crtc_commit
-ffffffff819c2860 t intel_finish_crtc_commit
-ffffffff819c2930 t intel_plane_disable_noatomic
-ffffffff819c2a40 t wait_for_pipe_scanline_moving
-ffffffff819c3000 T intel_dp_is_edp
-ffffffff819c3030 T intel_dp_max_lane_count
-ffffffff819c3060 T intel_dp_link_required
-ffffffff819c30a0 T intel_dp_max_data_rate
-ffffffff819c30d0 T intel_dp_get_link_train_fallback_values
-ffffffff819c3230 T intel_dp_pack_aux
-ffffffff819c32a0 T intel_power_sequencer_reset
-ffffffff819c33d0 T intel_dp_source_supports_hbr2
-ffffffff819c3410 T intel_dp_source_supports_hbr3
-ffffffff819c3450 T intel_dp_max_link_rate
-ffffffff819c34f0 T intel_dp_rate_select
-ffffffff819c3560 T intel_dp_compute_rate
-ffffffff819c3600 T intel_dp_compute_config
-ffffffff819c3c70 T intel_dp_set_link_params
-ffffffff819c3cb0 T intel_edp_panel_vdd_on
-ffffffff819c3d90 t edp_panel_vdd_on
-ffffffff819c4020 T intel_edp_panel_on
-ffffffff819c40c0 t edp_panel_on
-ffffffff819c4310 T intel_edp_panel_off
-ffffffff819c44f0 T intel_edp_backlight_on
-ffffffff819c4560 t _intel_edp_backlight_on
-ffffffff819c4770 T intel_edp_backlight_off
-ffffffff819c47e0 t _intel_edp_backlight_off
-ffffffff819c49f0 T intel_dp_sink_dpms
-ffffffff819c4b30 T intel_dp_port_enabled
-ffffffff819c4c90 T intel_dp_get_link_status
-ffffffff819c4ce0 T intel_dp_voltage_max
-ffffffff819c4d70 T intel_dp_pre_emphasis_max
-ffffffff819c4e10 T intel_dp_set_signal_levels
-ffffffff819c5190 T intel_dp_program_link_training_pattern
-ffffffff819c5360 T intel_dp_set_idle_link_train
-ffffffff819c5460 T intel_dp_read_dpcd
-ffffffff819c54d0 T intel_dp_retrain_link
-ffffffff819c5740 T intel_digital_port_connected
-ffffffff819c5a10 T intel_dp_encoder_destroy
-ffffffff819c5b10 t edp_panel_vdd_off_sync
-ffffffff819c5cd0 T intel_dp_encoder_suspend
-ffffffff819c5db0 T intel_dp_encoder_reset
-ffffffff819c5f60 t vlv_active_pipe
-ffffffff819c60c0 t intel_dp_pps_init
-ffffffff819c6320 T intel_dp_hpd_pulse
-ffffffff819c6580 t intel_dp_check_mst_status
-ffffffff819c6710 T intel_dp_is_port_edp
-ffffffff819c6760 T intel_edp_drrs_enable
-ffffffff819c6830 T intel_edp_drrs_disable
-ffffffff819c6930 t intel_dp_set_drrs_state
-ffffffff819c6ab0 T intel_edp_drrs_invalidate
-ffffffff819c6bb0 T intel_edp_drrs_flush
-ffffffff819c6d20 T intel_dp_init_connector
-ffffffff819c7cd0 t intel_dp_modeset_retry_work_fn
-ffffffff819c7d30 t edp_panel_vdd_work
-ffffffff819c7da0 T intel_dp_init
-ffffffff819c8050 t intel_dp_hotplug
-ffffffff819c8120 t intel_dp_get_hw_state
-ffffffff819c82e0 t intel_dp_get_config
-ffffffff819c8500 t chv_dp_pre_pll_enable
-ffffffff819c8530 t chv_pre_enable_dp
-ffffffff819c8570 t vlv_enable_dp
-ffffffff819c85e0 t vlv_disable_dp
-ffffffff819c86f0 t chv_post_disable_dp
-ffffffff819c8740 t chv_dp_post_pll_disable
-ffffffff819c8750 t vlv_dp_pre_pll_enable
-ffffffff819c8780 t vlv_pre_enable_dp
-ffffffff819c87c0 t vlv_post_disable_dp
-ffffffff819c87d0 t g4x_pre_enable_dp
-ffffffff819c8a80 t g4x_enable_dp
-ffffffff819c8b10 t g4x_disable_dp
-ffffffff819c8c20 t g4x_post_disable_dp
-ffffffff819c8e00 T intel_dp_mst_suspend
-ffffffff819c8e80 T intel_dp_mst_resume
-ffffffff819c8f10 t wait_panel_power_cycle
-ffffffff819c9080 t wait_panel_status
-ffffffff819c91e0 t intel_pps_readout_hw_state
-ffffffff819c93c0 t intel_pps_get_registers
-ffffffff819c9520 t vlv_power_sequencer_pipe
-ffffffff819c9a70 t intel_dp_init_panel_power_sequencer_registers
-ffffffff819c9d40 t intel_dp_init_panel_power_sequencer
-ffffffff819c9f30 t intel_dp_get_dpcd
-ffffffff819ca0a0 t intel_dp_handle_test_request
-ffffffff819ca360 t intel_dp_set_common_rates
-ffffffff819ca490 t intel_dp_force
-ffffffff819ca5f0 t intel_dp_connector_register
-ffffffff819ca690 t intel_dp_connector_unregister
-ffffffff819ca6e0 t intel_dp_connector_destroy
-ffffffff819ca760 t intel_dp_get_modes
-ffffffff819ca820 t intel_dp_detect
-ffffffff819caf40 t intel_dp_mode_valid
-ffffffff819cb0f0 t skl_aux_ctl_reg
-ffffffff819cb160 t skl_aux_data_reg
-ffffffff819cb1e0 t ilk_aux_ctl_reg
-ffffffff819cb260 t ilk_aux_data_reg
-ffffffff819cb2e0 t g4x_aux_ctl_reg
-ffffffff819cb360 t g4x_aux_data_reg
-ffffffff819cb3e0 t skl_get_aux_clock_divider
-ffffffff819cb410 t hsw_get_aux_clock_divider
-ffffffff819cb4a0 t ilk_get_aux_clock_divider
-ffffffff819cb500 t g4x_get_aux_clock_divider
-ffffffff819cb550 t skl_get_aux_send_ctl
-ffffffff819cb580 t g4x_get_aux_send_ctl
-ffffffff819cb5e0 t kasprintf
-ffffffff819cb6c0 t intel_dp_aux_transfer
-ffffffff819cb8a0 t intel_dp_aux_xfer
-ffffffff819cc1d0 t __delayed_work_tick
-ffffffff819cc1f0 t edp_notify_handler
-ffffffff819cc340 t intel_edp_backlight_power
-ffffffff819cc4c0 t intel_edp_drrs_downclock_work
-ffffffff819cc540 t intel_dp_hdcp_write_an_aksv
-ffffffff819cc650 t intel_dp_hdcp_read_bksv
-ffffffff819cc6c0 t intel_dp_hdcp_read_bstatus
-ffffffff819cc730 t intel_dp_hdcp_repeater_present
-ffffffff819cc7c0 t intel_dp_hdcp_read_ri_prime
-ffffffff819cc830 t intel_dp_hdcp_read_ksv_ready
-ffffffff819cc8c0 t intel_dp_hdcp_read_ksv_fifo
-ffffffff819cc9a0 t intel_dp_hdcp_read_v_prime_part
-ffffffff819cca30 t intel_dp_hdcp_toggle_signalling
-ffffffff819cca60 t intel_dp_hdcp_check_link
-ffffffff819ccae0 t intel_dp_hdcp_capable
-ffffffff819ccb70 t intel_dp_prepare
-ffffffff819cce40 t intel_enable_dp
-ffffffff819cd3c0 t intel_dp_link_down
-ffffffff819ce000 T intel_dp_aux_init_backlight_funcs
-ffffffff819ce0a0 t intel_dp_aux_setup_backlight
-ffffffff819ce1c0 t intel_dp_aux_enable_backlight
-ffffffff819ce4f0 t intel_dp_aux_disable_backlight
-ffffffff819ce5a0 t intel_dp_aux_set_backlight
-ffffffff819ce620 t intel_dp_aux_get_backlight
-ffffffff819cf000 T intel_dp_stop_link_train
-ffffffff819cf070 T intel_dp_start_link_train
-ffffffff819cf4e0 t intel_get_adjust_train
-ffffffff819d0000 T intel_dp_mst_encoder_init
-ffffffff819d01c0 T intel_dp_mst_encoder_cleanup
-ffffffff819d0200 t intel_dp_add_mst_connector
-ffffffff819d0350 t intel_dp_register_mst_connector
-ffffffff819d0390 t intel_dp_destroy_mst_connector
-ffffffff819d03d0 t intel_dp_mst_hotplug
-ffffffff819d03f0 t intel_dp_mst_get_hw_state
-ffffffff819d0450 t intel_dp_mst_detect
-ffffffff819d04a0 t intel_dp_mst_connector_destroy
-ffffffff819d04f0 t intel_dp_mst_get_modes
-ffffffff819d0590 t intel_dp_mst_mode_valid
-ffffffff819d0670 t intel_mst_atomic_best_encoder
-ffffffff819d06b0 t intel_dp_mst_atomic_check
-ffffffff819d0760 t intel_dp_mst_compute_config
-ffffffff819d0910 t intel_mst_disable_dp
-ffffffff819d09c0 t intel_mst_post_disable_dp
-ffffffff819d0ab0 t intel_mst_pre_pll_enable_dp
-ffffffff819d0b10 t intel_mst_pre_enable_dp
-ffffffff819d0c40 t intel_mst_enable_dp
-ffffffff819d0d20 t intel_dp_mst_enc_get_hw_state
-ffffffff819d0d60 t intel_dp_mst_enc_get_config
-ffffffff819d0d80 t intel_dp_mst_encoder_destroy
-ffffffff819d1000 T bxt_port_to_phy_channel
-ffffffff819d1100 T bxt_ddi_phy_set_signal_level
-ffffffff819d14d0 T bxt_ddi_phy_is_enabled
-ffffffff819d15c0 T bxt_ddi_phy_uninit
-ffffffff819d16b0 T bxt_ddi_phy_init
-ffffffff819d18a0 t _bxt_ddi_phy_init
-ffffffff819d1e80 T bxt_ddi_phy_verify_state
-ffffffff819d2150 T bxt_ddi_phy_calc_lane_lat_optim_mask
-ffffffff819d21c0 T bxt_ddi_phy_set_lane_optim_mask
-ffffffff819d24b0 T bxt_ddi_phy_get_lane_lat_optim_mask
-ffffffff819d26c0 T chv_set_phy_signal_level
-ffffffff819d2a40 T chv_data_lane_soft_reset
-ffffffff819d2c20 T chv_phy_pre_pll_enable
-ffffffff819d2eb0 T chv_phy_pre_encoder_enable
-ffffffff819d3130 T chv_phy_release_cl2_override
-ffffffff819d31a0 T chv_phy_post_pll_disable
-ffffffff819d3240 T vlv_set_phy_signal_level
-ffffffff819d33b0 T vlv_phy_pre_pll_enable
-ffffffff819d34c0 T vlv_phy_pre_encoder_enable
-ffffffff819d35d0 T vlv_phy_reset_lanes
-ffffffff819d4000 T intel_get_shared_dpll_by_id
-ffffffff819d4040 T intel_get_shared_dpll_id
-ffffffff819d40d0 T assert_shared_dpll
-ffffffff819d41c0 T intel_prepare_shared_dpll
-ffffffff819d4350 T intel_enable_shared_dpll
-ffffffff819d4520 T intel_disable_shared_dpll
-ffffffff819d46c0 T intel_shared_dpll_swap_state
-ffffffff819d47a0 T icl_calc_dp_combo_pll_link
-ffffffff819d48e0 T intel_shared_dpll_init
-ffffffff819d4ae0 T intel_get_shared_dpll
-ffffffff819d4b40 T intel_release_shared_dpll
-ffffffff819d4c90 T intel_dpll_dump_hw_state
-ffffffff819d4cd0 t icl_get_dpll
-ffffffff819d5840 t icl_dump_hw_state
-ffffffff819d5870 t icl_pll_enable
-ffffffff819d5ca0 t icl_pll_disable
-ffffffff819d5e20 t icl_pll_get_hw_state
-ffffffff819d60f0 t cnl_ddi_calculate_wrpll
-ffffffff819d6430 t cnl_get_dpll
-ffffffff819d69e0 t cnl_dump_hw_state
-ffffffff819d6a10 t cnl_ddi_pll_enable
-ffffffff819d6bf0 t cnl_ddi_pll_disable
-ffffffff819d6d40 t cnl_ddi_pll_get_hw_state
-ffffffff819d6e30 t skl_get_dpll
-ffffffff819d7b10 t skl_dump_hw_state
-ffffffff819d7b40 t skl_ddi_dpll0_enable
-ffffffff819d7bf0 t skl_ddi_dpll0_disable
-ffffffff819d7c20 t skl_ddi_dpll0_get_hw_state
-ffffffff819d7d00 t skl_ddi_pll_enable
-ffffffff819d7ef0 t skl_ddi_pll_disable
-ffffffff819d7f80 t skl_ddi_pll_get_hw_state
-ffffffff819d80b0 t bxt_get_dpll
-ffffffff819d87b0 t bxt_dump_hw_state
-ffffffff819d87e0 t bxt_ddi_pll_enable
-ffffffff819d9240 t bxt_ddi_pll_disable
-ffffffff819d93e0 t bxt_ddi_pll_get_hw_state
-ffffffff819d97e0 t hsw_get_dpll
-ffffffff819da420 t hsw_dump_hw_state
-ffffffff819da450 t hsw_ddi_wrpll_enable
-ffffffff819da4c0 t hsw_ddi_wrpll_disable
-ffffffff819da540 t hsw_ddi_wrpll_get_hw_state
-ffffffff819da5e0 t hsw_ddi_spll_enable
-ffffffff819da640 t hsw_ddi_spll_disable
-ffffffff819da6b0 t hsw_ddi_spll_get_hw_state
-ffffffff819da740 t hsw_ddi_lcpll_enable
-ffffffff819da770 t hsw_ddi_lcpll_disable
-ffffffff819da7a0 t hsw_ddi_lcpll_get_hw_state
-ffffffff819da7d0 t ibx_get_dpll
-ffffffff819daaa0 t ibx_dump_hw_state
-ffffffff819daad0 t ibx_pch_dpll_prepare
-ffffffff819dab40 t ibx_pch_dpll_enable
-ffffffff819daca0 t ibx_pch_dpll_disable
-ffffffff819dad70 t ibx_pch_dpll_get_hw_state
-ffffffff819db000 T intel_dsi_dcs_init_backlight_funcs
-ffffffff819db0a0 t dcs_setup_backlight
-ffffffff819db0e0 t dcs_enable_backlight
-ffffffff819db4a0 t dcs_disable_backlight
-ffffffff819db870 t dcs_set_backlight
-ffffffff819db9f0 t dcs_get_backlight
-ffffffff819dc000 T intel_dsi_vbt_exec_sequence
-ffffffff819dc190 T intel_dsi_vbt_get_modes
-ffffffff819dc1f0 T intel_dsi_vbt_init
-ffffffff819dc7b0 t mipi_exec_send_packet
-ffffffff819dc8d0 t mipi_exec_delay
-ffffffff819dc910 t mipi_exec_gpio
-ffffffff819dcb20 t mipi_exec_i2c
-ffffffff819dcb50 t mipi_exec_spi
-ffffffff819dcb80 t mipi_exec_pmic
-ffffffff819dd000 T intel_dvo_init
-ffffffff819dd470 t intel_disable_dvo
-ffffffff819dd510 t intel_enable_dvo
-ffffffff819dd5f0 t intel_dvo_get_hw_state
-ffffffff819dd650 t intel_dvo_get_config
-ffffffff819dd6f0 t intel_dvo_compute_config
-ffffffff819dd750 t intel_dvo_pre_enable
-ffffffff819dd820 t intel_dvo_connector_get_hw_state
-ffffffff819dd8a0 t intel_dvo_enc_destroy
-ffffffff819dd8e0 t intel_dvo_detect
-ffffffff819dd910 t intel_dvo_destroy
-ffffffff819dd950 t intel_dvo_get_modes
-ffffffff819dd9f0 t intel_dvo_mode_valid
-ffffffff819de000 T intel_engines_init_mmio
-ffffffff819de690 T intel_engines_init
-ffffffff819de950 T intel_engine_init_global_seqno
-ffffffff819deab0 T intel_engine_setup_common
-ffffffff819deb10 T intel_engine_create_scratch
-ffffffff819dece0 T intel_engine_cleanup_scratch
-ffffffff819ded00 T intel_engine_init_common
-ffffffff819df100 t __intel_context_unpin
-ffffffff819df200 T intel_engine_cleanup_common
-ffffffff819df450 T intel_engine_get_active_head
-ffffffff819df5c0 T intel_engine_get_last_batch_head
-ffffffff819df730 T intel_engine_stop_cs
-ffffffff819df7d0 T i915_cache_level_str
-ffffffff819df850 T intel_calculate_mcr_s_ss_select
-ffffffff819df8e0 T intel_engine_get_instdone
-ffffffff819dfb50 t read_subslice_reg
-ffffffff819dfd20 T intel_engine_is_idle
-ffffffff819dfea0 T intel_engines_are_idle
-ffffffff819dffa0 T intel_engine_has_kernel_context
-ffffffff819e0000 T intel_engines_reset_default_submission
-ffffffff819e0100 T intel_engines_sanitize
-ffffffff819e0230 T intel_engines_park
-ffffffff819e0570 T intel_engine_dump
-ffffffff819e1650 T intel_engines_unpark
-ffffffff819e16f0 T intel_engine_lost_context
-ffffffff819e17e0 T intel_engine_can_store_dword
-ffffffff819e1840 T intel_engines_has_context_isolation
-ffffffff819e1980 t print_request
-ffffffff819e1b20 t i915_ggtt_offset
-ffffffff819e1c70 T intel_engine_lookup_user
-ffffffff819e1cd0 T intel_enable_engine_stats
-ffffffff819e1e30 T intel_engine_get_busy_time
-ffffffff819e1f20 T intel_disable_engine_stats
-ffffffff819e3000 T intel_fbc_is_active
-ffffffff819e3030 T intel_fbc_cleanup_cfb
-ffffffff819e30e0 T intel_fbc_pre_update
-ffffffff819e3230 t intel_fbc_update_state_cache
-ffffffff819e3360 T intel_fbc_post_update
-ffffffff819e33f0 t __intel_fbc_post_update
-ffffffff819e4150 T intel_fbc_invalidate
-ffffffff819e4240 T intel_fbc_flush
-ffffffff819e4360 T intel_fbc_choose_crtc
-ffffffff819e4490 T intel_fbc_enable
-ffffffff819e49c0 T intel_fbc_disable
-ffffffff819e4a70 t __intel_fbc_disable
-ffffffff819e4b90 T intel_fbc_global_disable
-ffffffff819e4c30 T intel_fbc_reset_underrun
-ffffffff819e4cc0 T intel_fbc_handle_fifo_underrun_irq
-ffffffff819e4d20 T intel_fbc_init_pipe_state
-ffffffff819e4dc0 T intel_fbc_init
-ffffffff819e4f70 t intel_fbc_underrun_work_fn
-ffffffff819e5000 t intel_fbc_hw_deactivate
-ffffffff819e6000 T intel_fbdev_init
-ffffffff819e62b0 t intel_fbdev_suspend_worker
-ffffffff819e62e0 T intel_fbdev_initial_config_async
-ffffffff819e6360 T intel_fbdev_unregister
-ffffffff819e63b0 T intel_fbdev_fini
-ffffffff819e6470 T intel_fbdev_set_suspend
-ffffffff819e64a0 T intel_fbdev_output_poll_changed
-ffffffff819e6540 T intel_fbdev_restore_mode
-ffffffff819e65d0 t intelfb_create
-ffffffff819e69f0 t intel_fb_initial_config
-ffffffff819e7000 T intel_set_cpu_fifo_underrun_reporting
-ffffffff819e7290 T intel_set_pch_fifo_underrun_reporting
-ffffffff819e7410 T intel_cpu_fifo_underrun_irq_handler
-ffffffff819e74b0 T intel_pch_fifo_underrun_irq_handler
-ffffffff819e7510 T intel_check_cpu_fifo_underruns
-ffffffff819e76d0 T intel_check_pch_fifo_underruns
-ffffffff819e8000 T __intel_fb_obj_invalidate
-ffffffff819e8080 T __intel_fb_obj_flush
-ffffffff819e8160 T intel_frontbuffer_flip_prepare
-ffffffff819e81b0 T intel_frontbuffer_flip_complete
-ffffffff819e8280 T intel_frontbuffer_flip
-ffffffff819e9000 T inteldrm_gmch_match
-ffffffff819e9060 T i915_alloc_ifp
-ffffffff819e9180 T i965_alloc_ifp
-ffffffff819e92e0 T intel_gtt_chipset_setup
-ffffffff819e9440 T intel_enable_gtt
-ffffffff819e9490 T intel_gmch_probe
-ffffffff819e94c0 T intel_gtt_get
-ffffffff819e9510 T intel_gtt_chipset_flush
-ffffffff819e9610 T intel_gmch_remove
-ffffffff819e9630 T intel_gtt_insert_sg_entries
-ffffffff819e97f0 T intel_gtt_insert_page
-ffffffff819e9930 T intel_gtt_clear_range
-ffffffff819ea000 T intel_guc_init_send_regs
-ffffffff819ea0f0 T intel_guc_init_early
-ffffffff819ea180 T intel_guc_send_nop
-ffffffff819ea1d0 T intel_guc_to_host_event_handler_nop
-ffffffff819ea1f0 t gen8_guc_raise_irq
-ffffffff819ea220 T intel_guc_init_misc
-ffffffff819ea3e0 T intel_guc_fini_misc
-ffffffff819ea470 T intel_guc_init
-ffffffff819ea5e0 t guc_shared_data_destroy
-ffffffff819ea6b0 T intel_guc_fini
-ffffffff819ea6f0 T intel_guc_init_params
-ffffffff819ea9d0 T intel_guc_send_mmio
-ffffffff819eae50 T intel_guc_to_host_event_handler_mmio
-ffffffff819eaf30 T intel_guc_to_host_process_recv_msg
-ffffffff819eaf70 T intel_guc_sample_forcewake
-ffffffff819eaff0 T intel_guc_auth_huc
-ffffffff819eb040 T intel_guc_suspend
-ffffffff819eb0b0 t intel_guc_ggtt_offset
-ffffffff819eb2c0 T intel_guc_reset_engine
-ffffffff819eb390 T intel_guc_resume
-ffffffff819eb400 T intel_guc_allocate_vma
-ffffffff819ec000 T intel_guc_ads_create
-ffffffff819ec480 t intel_guc_ggtt_offset
-ffffffff819ec690 T intel_guc_ads_destroy
-ffffffff819ed000 T intel_guc_ct_init_early
-ffffffff819ed070 t ct_incoming_request_worker_func
-ffffffff819ed170 T intel_guc_ct_enable
-ffffffff819ed690 t intel_guc_send_ct
-ffffffff819ee070 t intel_guc_to_host_event_handler_ct
-ffffffff819ee660 T intel_guc_ct_disable
-ffffffff819ee7b0 t ctch_fini
-ffffffff819ef000 T intel_guc_fw_init_early
-ffffffff819ef0d0 T intel_guc_fw_upload
-ffffffff819ef0f0 t guc_fw_xfer
-ffffffff819f0000 T intel_guc_log_init_early
-ffffffff819f0050 t capture_logs_work
-ffffffff819f0060 T intel_guc_log_create
-ffffffff819f0120 T intel_guc_log_destroy
-ffffffff819f0130 T intel_guc_log_set_level
-ffffffff819f02c0 T intel_guc_log_relay_enabled
-ffffffff819f02f0 T intel_guc_log_relay_open
-ffffffff819f0380 T intel_guc_log_relay_flush
-ffffffff819f0410 t guc_log_capture_logs
-ffffffff819f0500 T intel_guc_log_relay_close
-ffffffff819f0660 T intel_guc_log_handle_flush_event
-ffffffff819f1000 T intel_guc_submission_init
-ffffffff819f1710 t inject_preempt_context
-ffffffff819f1870 t guc_stage_desc_pool_destroy
-ffffffff819f1950 T intel_guc_submission_fini
-ffffffff819f1b50 T intel_guc_submission_enable
-ffffffff819f21c0 t guc_set_default_submission
-ffffffff819f2230 T intel_guc_submission_disable
-ffffffff819f2500 t guc_client_alloc
-ffffffff819f2ab0 t guc_client_free
-ffffffff819f2c50 t intel_guc_ggtt_offset
-ffffffff819f2e60 t create_doorbell
-ffffffff819f2f80 t __destroy_doorbell
-ffffffff819f3150 t guc_submission_tasklet
-ffffffff819f3ab0 t guc_submission_park
-ffffffff819f3ac0 t guc_submission_unpark
-ffffffff819f3ad0 t guc_reset_prepare
-ffffffff819f4000 T intel_engine_init_hangcheck
-ffffffff819f4050 T intel_hangcheck_init
-ffffffff819f40b0 t i915_hangcheck_elapsed
-ffffffff819f4800 t __delayed_work_tick
-ffffffff819f4820 t semaphore_passed
-ffffffff819f5000 T is_hdcp_supported
-ffffffff819f5050 T intel_hdcp_init
-ffffffff819f5120 t intel_hdcp_check_work
-ffffffff819f5190 t intel_hdcp_prop_work
-ffffffff819f5200 T intel_hdcp_enable
-ffffffff819f52c0 t _intel_hdcp_enable
-ffffffff819f6cd0 T intel_hdcp_disable
-ffffffff819f6d80 t _intel_hdcp_disable
-ffffffff819f6e90 T intel_hdcp_atomic_check
-ffffffff819f6f00 T intel_hdcp_check_link
-ffffffff819f7110 t __delayed_work_tick
-ffffffff819f8000 T enc_to_intel_hdmi
-ffffffff819f8030 T intel_dp_dual_mode_set_tmds_output
-ffffffff819f80b0 T intel_hdmi_compute_config
-ffffffff819f86a0 t hdmi_port_clock_valid
-ffffffff819f8800 T intel_hdmi_handle_sink_scrambling
-ffffffff819f88a0 T intel_infoframe_init
-ffffffff819f8990 t vlv_write_infoframe
-ffffffff819f8c20 t vlv_set_infoframes
-ffffffff819f8f70 t vlv_infoframe_enabled
-ffffffff819f9030 t g4x_write_infoframe
-ffffffff819f9230 t g4x_set_infoframes
-ffffffff819f9520 t g4x_infoframe_enabled
-ffffffff819f95b0 t hsw_write_infoframe
-ffffffff819f99a0 t hsw_set_infoframes
-ffffffff819f9c80 t hsw_infoframe_enabled
-ffffffff819f9cf0 t ibx_write_infoframe
-ffffffff819f9f20 t ibx_set_infoframes
-ffffffff819fa250 t ibx_infoframe_enabled
-ffffffff819fa2f0 t cpt_write_infoframe
-ffffffff819fa520 t cpt_set_infoframes
-ffffffff819fa7f0 t cpt_infoframe_enabled
-ffffffff819fa860 T intel_hdmi_init_connector
-ffffffff819fabd0 T intel_hdmi_init
-ffffffff819faf10 t pch_disable_hdmi
-ffffffff819faf50 t pch_post_disable_hdmi
-ffffffff819faf60 t g4x_disable_hdmi
-ffffffff819fafb0 t intel_hdmi_get_hw_state
-ffffffff819fb040 t intel_hdmi_get_config
-ffffffff819fb190 t chv_hdmi_pre_pll_enable
-ffffffff819fb1c0 t chv_hdmi_pre_enable
-ffffffff819fb320 t vlv_enable_hdmi
-ffffffff819fb350 t chv_hdmi_post_disable
-ffffffff819fb3a0 t chv_hdmi_post_pll_disable
-ffffffff819fb3b0 t vlv_hdmi_pre_pll_enable
-ffffffff819fb3e0 t vlv_hdmi_pre_enable
-ffffffff819fb540 t vlv_hdmi_post_disable
-ffffffff819fb550 t intel_hdmi_pre_enable
-ffffffff819fb5c0 t cpt_enable_hdmi
-ffffffff819fb7d0 t ibx_enable_hdmi
-ffffffff819fb9e0 t g4x_enable_hdmi
-ffffffff819fbae0 t intel_hdmi_set_gcp_infoframe
-ffffffff819fbc90 t intel_hdmi_set_avi_infoframe
-ffffffff819fbdd0 t intel_hdmi_detect
-ffffffff819fbe80 t intel_hdmi_force
-ffffffff819fbf10 t intel_hdmi_destroy
-ffffffff819fbf50 t intel_hdmi_set_edid
-ffffffff819fc120 t intel_hdmi_get_modes
-ffffffff819fc160 t intel_hdmi_mode_valid
-ffffffff819fc2f0 t intel_hdmi_hdcp_write_an_aksv
-ffffffff819fc430 t intel_hdmi_hdcp_read_bksv
-ffffffff819fc4f0 t intel_hdmi_hdcp_read_bstatus
-ffffffff819fc5b0 t intel_hdmi_hdcp_repeater_present
-ffffffff819fc680 t intel_hdmi_hdcp_read_ri_prime
-ffffffff819fc740 t intel_hdmi_hdcp_read_ksv_ready
-ffffffff819fc810 t intel_hdmi_hdcp_read_ksv_fifo
-ffffffff819fc8d0 t intel_hdmi_hdcp_read_v_prime_part
-ffffffff819fc9b0 t intel_hdmi_hdcp_toggle_signalling
-ffffffff819fca40 t intel_hdmi_hdcp_check_link
-ffffffff819fcc10 t intel_disable_hdmi
-ffffffff819fce50 t intel_hdmi_prepare
-ffffffff819fd000 T intel_hpd_pin_default
-ffffffff819fd0c0 T intel_encoder_hotplug
-ffffffff819fd140 T intel_hpd_irq_handler
-ffffffff819fd430 T intel_hpd_init
-ffffffff819fd540 T intel_hpd_poll_init
-ffffffff819fd570 T intel_hpd_init_work
-ffffffff819fd640 t i915_hotplug_work_func
-ffffffff819fd850 t i915_digport_work_func
-ffffffff819fd9f0 t i915_hpd_poll_init_work
-ffffffff819fdb30 t intel_hpd_irq_storm_reenable_work
-ffffffff819fdc70 T intel_hpd_cancel_work
-ffffffff819fdd40 T intel_hpd_disable
-ffffffff819fddd0 T intel_hpd_enable
-ffffffff819fde40 t __delayed_work_tick
-ffffffff819fe000 T intel_huc_init_early
-ffffffff819fe010 T intel_huc_init_misc
-ffffffff819fe050 T intel_huc_auth
-ffffffff819fe410 T intel_huc_check_status
-ffffffff819ff000 T intel_huc_fw_init_early
-ffffffff819ff0c0 T intel_huc_fw_upload
-ffffffff819ff0e0 t huc_fw_xfer
-ffffffff81a00000 T intel_gmbus_is_valid_pin
-ffffffff81a00100 T intel_i2c_reset
-ffffffff81a00160 T intel_bb_set_bits
-ffffffff81a00280 T intel_bb_set_dir
-ffffffff81a002b0 T intel_bb_read_bits
-ffffffff81a00430 T intel_acquire_bus
-ffffffff81a00610 T intel_release_bus
-ffffffff81a007a0 T intel_send_start
-ffffffff81a007c0 T intel_send_stop
-ffffffff81a007e0 T intel_initiate_xfer
-ffffffff81a00800 T intel_read_byte
-ffffffff81a00820 T intel_write_byte
-ffffffff81a00840 T intel_gmbus_output_aksv
-ffffffff81a00910 t do_gmbus_xfer
-ffffffff81a00e00 T intel_setup_gmbus
-ffffffff81a012a0 T intel_gmbus_get_adapter
-ffffffff81a01410 T intel_gmbus_set_speed
-ffffffff81a01450 T intel_gmbus_force_bit
-ffffffff81a014a0 T intel_teardown_gmbus
-ffffffff81a014d0 t gmbus_xfer_read
-ffffffff81a01780 t gmbus_xfer_write
-ffffffff81a019a0 t gmbus_wait
-ffffffff81a01d50 t gmbus_wait_idle
-ffffffff81a01ed0 t gmbus_xfer
-ffffffff81a01fa0 t gmbus_func
-ffffffff81a02000 T intel_lpe_audio_irq_handler
-ffffffff81a02020 T intel_lpe_audio_init
-ffffffff81a02050 T intel_lpe_audio_teardown
-ffffffff81a02070 T intel_lpe_audio_notify
-ffffffff81a03000 T execlists_unwind_incomplete_requests
-ffffffff81a03040 t __unwind_incomplete_requests
-ffffffff81a03300 T execlists_user_begin
-ffffffff81a03330 T execlists_user_end
-ffffffff81a03360 T execlists_cancel_port_requests
-ffffffff81a034c0 t execlists_context_schedule_out
-ffffffff81a035f0 T intel_logical_ring_cleanup
-ffffffff81a03700 T intel_execlists_set_default_submission
-ffffffff81a037c0 t execlists_submit_request
-ffffffff81a039f0 t execlists_cancel_requests
-ffffffff81a03c50 t execlists_schedule
-ffffffff81a04220 t execlists_submission_tasklet
-ffffffff81a04250 t execlists_reset_prepare
-ffffffff81a043a0 T logical_render_ring_init
-ffffffff81a04850 t gen9_init_render_ring
-ffffffff81a048a0 t gen8_init_render_ring
-ffffffff81a04930 t gen8_init_rcs_context
-ffffffff81a049a0 t gen8_emit_flush_render
-ffffffff81a04b90 t gen8_emit_breadcrumb_rcs
-ffffffff81a04d70 t logical_ring_init
-ffffffff81a04f00 T logical_xcs_ring_init
-ffffffff81a05040 T intel_lr_context_resume
-ffffffff81a05220 t unwind_wa_tail
-ffffffff81a05320 t __execlists_submission_tasklet
-ffffffff81a05d70 t process_csb
-ffffffff81a062f0 t port_assign
-ffffffff81a06420 t nop_submission_tasklet
-ffffffff81a06450 t gen8_init_common_ring
-ffffffff81a065d0 t execlists_reset
-ffffffff81a06700 t execlists_reset_finish
-ffffffff81a067a0 t execlists_context_pin
-ffffffff81a06f50 t execlists_request_alloc
-ffffffff81a06ff0 t gen8_emit_flush
-ffffffff81a070d0 t gen8_emit_breadcrumb
-ffffffff81a072f0 t gen8_logical_ring_enable_irq
-ffffffff81a07370 t gen8_logical_ring_disable_irq
-ffffffff81a073a0 t gen8_emit_bb_start
-ffffffff81a07640 t execlists_init_reg_state
-ffffffff81a07ae0 t i915_ggtt_offset
-ffffffff81a07c30 t execlists_context_unpin
-ffffffff81a07df0 t execlists_context_destroy
-ffffffff81a07ee0 t gen10_init_indirectctx_bb
-ffffffff81a07f70 t gen9_init_indirectctx_bb
-ffffffff81a08150 t gen8_init_indirectctx_bb
-ffffffff81a09000 T lspcon_resume
-ffffffff81a09160 t lspcon_wait_mode
-ffffffff81a092a0 T lspcon_wait_pcon_mode
-ffffffff81a092c0 T lspcon_init
-ffffffff81a0a000 T intel_lvds_port_enabled
-ffffffff81a0a080 T intel_get_lvds_encoder
-ffffffff81a0a0e0 T intel_is_dual_link_lvds
-ffffffff81a0a150 T intel_lvds_init
-ffffffff81a0a820 t intel_enable_lvds
-ffffffff81a0a950 t intel_pre_enable_lvds
-ffffffff81a0ac00 t intel_lvds_compute_config
-ffffffff81a0ad10 t pch_disable_lvds
-ffffffff81a0ad30 t pch_post_disable_lvds
-ffffffff81a0ad40 t gmch_disable_lvds
-ffffffff81a0ad70 t intel_lvds_get_hw_state
-ffffffff81a0ae30 t intel_lvds_get_config
-ffffffff81a0af30 t intel_no_lvds_dmi_callback
-ffffffff81a0af60 t intel_lvds_detect
-ffffffff81a0af90 t intel_lvds_destroy
-ffffffff81a0aff0 t intel_disable_lvds
-ffffffff81a0b100 t intel_lvds_get_modes
-ffffffff81a0b180 t intel_lvds_mode_valid
-ffffffff81a0b1f0 t intel_dual_link_lvds_callback
-ffffffff81a0c000 T intel_mocs_init_engine
-ffffffff81a0c350 T intel_mocs_init_l3cc_table
-ffffffff81a0c540 T intel_rcs_context_init_mocs
-ffffffff81a0d000 T intel_connector_update_modes
-ffffffff81a0d030 T intel_ddc_get_modes
-ffffffff81a0d0b0 T intel_attach_force_audio_property
-ffffffff81a0d150 T intel_attach_broadcast_rgb_property
-ffffffff81a0d1f0 T intel_attach_aspect_ratio_property
-ffffffff81a0e000 T intel_opregion_notify_encoder
-ffffffff81a0e0f0 t swsci
-ffffffff81a0e3a0 T intel_opregion_notify_adapter
-ffffffff81a0e3f0 T intel_opregion_asle_intr
-ffffffff81a0e440 T intel_opregion_register
-ffffffff81a0e4b0 T intel_opregion_unregister
-ffffffff81a0e5d0 T intel_opregion_setup
-ffffffff81a0ea60 t asle_work
-ffffffff81a0ebf0 T intel_opregion_get_panel_type
-ffffffff81a0ec70 t intel_no_opregion_vbt_callback
-ffffffff81a0eca0 t intel_use_opregion_panel_type_callback
-ffffffff81a0f000 T intel_overlay_reset
-ffffffff81a0f060 t intel_overlay_release_old_vid
-ffffffff81a0f280 T intel_overlay_switch_off
-ffffffff81a0f580 T intel_overlay_put_image_ioctl
-ffffffff81a10670 T intel_overlay_attrs_ioctl
-ffffffff81a10b70 T intel_setup_overlay
-ffffffff81a10eb0 T intel_cleanup_overlay
-ffffffff81a10f40 T intel_overlay_capture_error_state
-ffffffff81a11010 T intel_overlay_print_error_state
-ffffffff81a113e0 t intel_overlay_release_old_vid_tail
-ffffffff81a11480 t intel_overlay_submit_request
-ffffffff81a11570 t intel_overlay_off_tail
-ffffffff81a116f0 t i915_ggtt_offset
-ffffffff81a12000 T intel_fixed_panel_mode
-ffffffff81a12030 T intel_find_panel_downclock
-ffffffff81a12110 T intel_pch_panel_fitting
-ffffffff81a12290 T intel_gmch_panel_fitting
-ffffffff81a126b0 T intel_panel_set_backlight_acpi
-ffffffff81a12880 T intel_panel_disable_backlight
-ffffffff81a12920 T intel_panel_enable_backlight
-ffffffff81a12a60 T intel_backlight_device_register
-ffffffff81a12be0 T intel_backlight_device_unregister
-ffffffff81a12c30 T intel_panel_setup_backlight
-ffffffff81a12d00 T intel_panel_destroy_backlight
-ffffffff81a12d30 T intel_panel_init
-ffffffff81a12fd0 T intel_panel_fini
-ffffffff81a13030 t intel_backlight_device_update_status
-ffffffff81a13210 t intel_backlight_device_get_brightness
-ffffffff81a13380 t bxt_setup_backlight
-ffffffff81a135b0 t bxt_enable_backlight
-ffffffff81a137f0 t bxt_disable_backlight
-ffffffff81a13940 t bxt_set_backlight
-ffffffff81a13980 t bxt_get_backlight
-ffffffff81a139c0 t bxt_hz_to_pwm
-ffffffff81a139f0 t cnp_setup_backlight
-ffffffff81a13be0 t cnp_enable_backlight
-ffffffff81a13d90 t cnp_disable_backlight
-ffffffff81a13e70 t cnp_hz_to_pwm
-ffffffff81a13eb0 t lpt_setup_backlight
-ffffffff81a140c0 t lpt_enable_backlight
-ffffffff81a142c0 t lpt_disable_backlight
-ffffffff81a143d0 t lpt_set_backlight
-ffffffff81a14440 t lpt_get_backlight
-ffffffff81a14490 t lpt_hz_to_pwm
-ffffffff81a14500 t spt_hz_to_pwm
-ffffffff81a14550 t pch_setup_backlight
-ffffffff81a14740 t pch_enable_backlight
-ffffffff81a14950 t pch_disable_backlight
-ffffffff81a14a50 t pch_set_backlight
-ffffffff81a14ac0 t pch_get_backlight
-ffffffff81a14b10 t pch_hz_to_pwm
-ffffffff81a14b60 t pwm_setup_backlight
-ffffffff81a14bc0 t pwm_enable_backlight
-ffffffff81a14c50 t pwm_disable_backlight
-ffffffff81a14c70 t pwm_set_backlight
-ffffffff81a14ca0 t pwm_get_backlight
-ffffffff81a14cd0 t vlv_setup_backlight
-ffffffff81a14ef0 t vlv_enable_backlight
-ffffffff81a150a0 t vlv_disable_backlight
-ffffffff81a15180 t vlv_set_backlight
-ffffffff81a15210 t vlv_get_backlight
-ffffffff81a152a0 t vlv_hz_to_pwm
-ffffffff81a15340 t i965_setup_backlight
-ffffffff81a155b0 t i965_enable_backlight
-ffffffff81a15780 t i965_disable_backlight
-ffffffff81a15850 t i9xx_set_backlight
-ffffffff81a15970 t i9xx_get_backlight
-ffffffff81a15a20 t i965_hz_to_pwm
-ffffffff81a15a80 t i9xx_setup_backlight
-ffffffff81a15d00 t i9xx_enable_backlight
-ffffffff81a15ed0 t i9xx_disable_backlight
-ffffffff81a15f50 t i9xx_hz_to_pwm
-ffffffff81a16000 T intel_set_memory_cxsr
-ffffffff81a160a0 t _intel_set_memory_cxsr
-ffffffff81a16300 T ilk_wm_max_level
-ffffffff81a16350 T ilk_disable_lp_wm
-ffffffff81a16420 T intel_enable_sagv
-ffffffff81a16510 T sandybridge_pcode_write_timeout
-ffffffff81a166f0 T intel_disable_sagv
-ffffffff81a167f0 T skl_pcode_request
-ffffffff81a16ae0 T intel_can_enable_sagv
-ffffffff81a16d00 T skl_ddb_get_hw_state
-ffffffff81a170a0 T skl_check_pipe_max_pixel_rate
-ffffffff81a17430 t skl_plane_downscale_amount
-ffffffff81a17590 T skl_wm_level_equals
-ffffffff81a175e0 T skl_ddb_allocation_overlaps
-ffffffff81a17660 T skl_pipe_wm_get_hw_state
-ffffffff81a178c0 T skl_wm_get_hw_state
-ffffffff81a17a20 T g4x_wm_get_hw_state
-ffffffff81a18120 T g4x_wm_sanitize
-ffffffff81a182a0 t g4x_program_watermarks
-ffffffff81a185e0 T vlv_wm_get_hw_state
-ffffffff81a19440 T vlv_wm_sanitize
-ffffffff81a195e0 t vlv_program_watermarks
-ffffffff81a19c90 T ilk_wm_get_hw_state
-ffffffff81a1a0e0 T intel_update_watermarks
-ffffffff81a1a120 T intel_enable_ipc
-ffffffff81a1a1b0 T intel_init_ipc
-ffffffff81a1a270 T ironlake_set_drps
-ffffffff81a1a340 T intel_rps_mark_interactive
-ffffffff81a1a430 t rps_set_power
-ffffffff81a1a790 T gen6_rps_busy
-ffffffff81a1a880 T intel_set_rps
-ffffffff81a1a980 T gen6_rps_idle
-ffffffff81a1aa60 t gen6_set_rps
-ffffffff81a1abb0 T gen6_rps_boost
-ffffffff81a1ad10 t valleyview_set_rps
-ffffffff81a1ae40 T i915_chipset_val
-ffffffff81a1aea0 t __i915_chipset_val
-ffffffff81a1b050 T i915_mch_val
-ffffffff81a1b0e0 T i915_update_gfx_val
-ffffffff81a1b200 T i915_gfx_val
-ffffffff81a1b260 t __i915_gfx_val
-ffffffff81a1b4c0 T i915_read_mch_val
-ffffffff81a1b540 T i915_gpu_raise
-ffffffff81a1b5b0 T i915_gpu_lower
-ffffffff81a1b620 T i915_gpu_busy
-ffffffff81a1b680 T i915_gpu_turbo_disable
-ffffffff81a1b780 T intel_gpu_ips_init
-ffffffff81a1b7c0 T intel_gpu_ips_teardown
-ffffffff81a1b7f0 T i915_rc6_ctx_wa_suspend
-ffffffff81a1b830 T i915_rc6_ctx_wa_resume
-ffffffff81a1b8a0 T i915_rc6_ctx_wa_check
-ffffffff81a1b970 T intel_init_gt_powersave
-ffffffff81a1c2e0 T intel_freq_opcode
-ffffffff81a1c380 T sandybridge_pcode_read
-ffffffff81a1c560 T intel_cleanup_gt_powersave
-ffffffff81a1c600 T intel_suspend_gt_powersave
-ffffffff81a1c630 T intel_sanitize_gt_powersave
-ffffffff81a1c680 T intel_disable_gt_powersave
-ffffffff81a1c970 t __intel_disable_rc6
-ffffffff81a1ca60 T intel_enable_gt_powersave
-ffffffff81a1ebf0 T intel_init_clock_gating
-ffffffff81a1ec10 T intel_suspend_hw
-ffffffff81a1eca0 T intel_init_clock_gating_hooks
-ffffffff81a1ee60 t icl_init_clock_gating
-ffffffff81a1eec0 t cnl_init_clock_gating
-ffffffff81a1f0a0 t cfl_init_clock_gating
-ffffffff81a1f150 t skl_init_clock_gating
-ffffffff81a1f1f0 t kbl_init_clock_gating
-ffffffff81a1f300 t bxt_init_clock_gating
-ffffffff81a1f400 t glk_init_clock_gating
-ffffffff81a1f4e0 t bdw_init_clock_gating
-ffffffff81a1f8b0 t chv_init_clock_gating
-ffffffff81a1fa90 t hsw_init_clock_gating
-ffffffff81a1fcd0 t ivb_init_clock_gating
-ffffffff81a1ffe0 t vlv_init_clock_gating
-ffffffff81a20220 t gen6_init_clock_gating
-ffffffff81a204a0 t ilk_init_clock_gating
-ffffffff81a206f0 t g4x_init_clock_gating
-ffffffff81a207e0 t i965gm_init_clock_gating
-ffffffff81a208c0 t i965g_init_clock_gating
-ffffffff81a20950 t gen3_init_clock_gating
-ffffffff81a20a40 t i85x_init_clock_gating
-ffffffff81a20ab0 t i830_init_clock_gating
-ffffffff81a20ae0 t nop_init_clock_gating
-ffffffff81a20b10 T intel_init_pm
-ffffffff81a214a0 t skl_initial_wm
-ffffffff81a21590 t skl_atomic_update_crtc_wm
-ffffffff81a21b40 t skl_compute_wm
-ffffffff81a230a0 t ilk_compute_pipe_wm
-ffffffff81a234a0 t ilk_compute_intermediate_wm
-ffffffff81a23660 t ilk_initial_watermarks
-ffffffff81a236d0 t ilk_optimize_watermarks
-ffffffff81a23740 t vlv_compute_pipe_wm
-ffffffff81a24350 t vlv_compute_intermediate_wm
-ffffffff81a246d0 t vlv_initial_watermarks
-ffffffff81a24780 t vlv_optimize_watermarks
-ffffffff81a24860 t vlv_atomic_update_fifo
-ffffffff81a24a80 t g4x_compute_pipe_wm
-ffffffff81a25550 t g4x_compute_intermediate_wm
-ffffffff81a259b0 t g4x_initial_watermarks
-ffffffff81a25a30 t g4x_optimize_watermarks
-ffffffff81a25ae0 t pineview_update_wm
-ffffffff81a26020 t i965_update_wm
-ffffffff81a26340 t i9xx_update_wm
-ffffffff81a26830 t i9xx_get_fifo_size
-ffffffff81a26890 t i845_update_wm
-ffffffff81a269f0 t i845_get_fifo_size
-ffffffff81a26a40 t i830_get_fifo_size
-ffffffff81a26ab0 T intel_gpu_freq
-ffffffff81a26b70 T intel_pm_setup
-ffffffff81a26bf0 T intel_rc6_residency_ns
-ffffffff81a26e00 T intel_get_cagf
-ffffffff81a26e50 t chv_set_memory_dvfs
-ffffffff81a26fe0 t gen6_set_rps_thresholds
-ffffffff81a27130 t gen9_init_clock_gating
-ffffffff81a27320 t g4x_disable_trickle_feed
-ffffffff81a27470 t cpt_init_clock_gating
-ffffffff81a275e0 t intel_read_wm_latency
-ffffffff81a27a20 t skl_compute_plane_wm_params
-ffffffff81a27e30 t skl_compute_wm_levels
-ffffffff81a28420 t ilk_compute_wm_level
-ffffffff81a28900 t ilk_validate_pipe_wm
-ffffffff81a28a50 t ilk_program_watermarks
-ffffffff81a29770 t ilk_wm_merge
-ffffffff81a2a000 T intel_psr_irq_control
-ffffffff81a2a050 T intel_psr_irq_handler
-ffffffff81a2a1c0 T intel_psr_init_dpcd
-ffffffff81a2a300 T intel_psr_compute_config
-ffffffff81a2a490 T intel_psr_enable
-ffffffff81a2a890 t intel_psr_activate
-ffffffff81a2ab50 T intel_psr_disable
-ffffffff81a2ac10 t intel_psr_disable_locked
-ffffffff81a2ae10 T intel_psr_wait_for_idle
-ffffffff81a2ae90 T intel_psr_invalidate
-ffffffff81a2af80 t intel_psr_exit
-ffffffff81a2b080 T intel_psr_flush
-ffffffff81a2b1f0 T intel_psr_init
-ffffffff81a2b2d0 t intel_psr_work
-ffffffff81a2b3c0 T intel_psr_short_pulse
-ffffffff81a2c000 T intel_ring_update_space
-ffffffff81a2c090 T intel_ring_pin
-ffffffff81a2c350 T intel_ring_reset
-ffffffff81a2c430 T intel_ring_unpin
-ffffffff81a2c680 T intel_engine_create_ring
-ffffffff81a2c8d0 T intel_ring_free
-ffffffff81a2c930 T intel_engine_cleanup
-ffffffff81a2ca20 T intel_legacy_submission_resume
-ffffffff81a2cc90 T intel_ring_wait_for_space
-ffffffff81a2cd90 t wait_for_space
-ffffffff81a2cf70 T intel_ring_begin
-ffffffff81a2d3d0 T intel_ring_cacheline_align
-ffffffff81a2d5a0 T intel_init_render_ring_buffer
-ffffffff81a2d6b0 t intel_ring_default_vfuncs
-ffffffff81a2da10 t intel_rcs_ctx_init
-ffffffff81a2da60 t gen7_render_ring_flush
-ffffffff81a2dba0 t gen6_render_ring_flush
-ffffffff81a2dd90 t gen4_render_ring_flush
-ffffffff81a2df10 t gen2_render_ring_flush
-ffffffff81a2dfd0 t hsw_emit_bb_start
-ffffffff81a2e0a0 t init_render_ring
-ffffffff81a2e250 t intel_init_ring_buffer
-ffffffff81a2e3f0 T intel_init_bsd_ring_buffer
-ffffffff81a2e480 t gen6_bsd_set_default_submission
-ffffffff81a2e4d0 t gen6_bsd_ring_flush
-ffffffff81a2e5a0 t bsd_ring_flush
-ffffffff81a2e650 T intel_init_blt_ring_buffer
-ffffffff81a2e690 t gen6_ring_flush
-ffffffff81a2e760 T intel_init_vebox_ring_buffer
-ffffffff81a2e7c0 t hsw_vebox_irq_enable
-ffffffff81a2e810 t hsw_vebox_irq_disable
-ffffffff81a2e860 t init_ring_common
-ffffffff81a2ef20 t reset_prepare
-ffffffff81a2ef60 t reset_ring
-ffffffff81a2f0f0 t reset_finish
-ffffffff81a2f120 t intel_ring_context_pin
-ffffffff81a2f5a0 t ring_request_alloc
-ffffffff81a2ff10 t i9xx_emit_breadcrumb
-ffffffff81a2ffa0 t gen6_sema_emit_breadcrumb
-ffffffff81a30110 t i9xx_set_default_submission
-ffffffff81a30160 t gen6_emit_bb_start
-ffffffff81a30230 t i965_emit_bb_start
-ffffffff81a30300 t i830_emit_bb_start
-ffffffff81a304d0 t i915_emit_bb_start
-ffffffff81a30590 t gen6_irq_enable
-ffffffff81a305e0 t gen6_irq_disable
-ffffffff81a30630 t gen6_seqno_barrier
-ffffffff81a30680 t gen5_irq_enable
-ffffffff81a306a0 t gen5_irq_disable
-ffffffff81a306c0 t gen5_seqno_barrier
-ffffffff81a306e0 t i9xx_irq_enable
-ffffffff81a30760 t i9xx_irq_disable
-ffffffff81a307a0 t i8xx_irq_enable
-ffffffff81a30810 t i8xx_irq_disable
-ffffffff81a30850 t gen6_ring_sync_to
-ffffffff81a30950 t gen6_signal
-ffffffff81a30b80 t stop_ring
-ffffffff81a30d40 t i915_ggtt_offset
-ffffffff81a30e90 t intel_ring_context_unpin
-ffffffff81a30f10 t intel_ring_context_destroy
-ffffffff81a31000 t __context_unpin
-ffffffff81a310e0 t assert_ring_tail_valid
-ffffffff81a311b0 t i9xx_submit_request
-ffffffff81a31290 t cancel_requests
-ffffffff81a31360 t gen6_bsd_submit_request
-ffffffff81a32000 T intel_display_power_domain_str
-ffffffff81a32060 T __intel_display_power_is_enabled
-ffffffff81a32100 T intel_display_power_is_enabled
-ffffffff81a321d0 T intel_display_set_init_power
-ffffffff81a32240 T intel_display_power_get
-ffffffff81a32370 T intel_display_power_put
-ffffffff81a32500 T gen9_sanitize_dc_state
-ffffffff81a32580 T bxt_enable_dc9
-ffffffff81a32690 t gen9_set_dc_state
-ffffffff81a32840 T bxt_disable_dc9
-ffffffff81a328d0 T gen9_enable_dc5
-ffffffff81a32b20 T chv_phy_powergate_ch
-ffffffff81a32c00 t assert_chv_phy_status
-ffffffff81a32f10 T chv_phy_powergate_lanes
-ffffffff81a33140 T intel_runtime_pm_get
-ffffffff81a331d0 T intel_display_power_get_if_enabled
-ffffffff81a333f0 T intel_runtime_pm_get_if_in_use
-ffffffff81a33480 T intel_runtime_pm_put
-ffffffff81a33510 T intel_display_power_well_is_enabled
-ffffffff81a33570 T intel_power_domains_init
-ffffffff81a33900 T intel_power_domains_fini
-ffffffff81a33980 T icl_dbuf_slices_update
-ffffffff81a33b50 T bxt_display_core_init
-ffffffff81a33d20 T bxt_display_core_uninit
-ffffffff81a33e60 T intel_power_domains_init_hw
-ffffffff81a34a90 T intel_power_domains_suspend
-ffffffff81a35010 T intel_power_domains_verify_state
-ffffffff81a351a0 T intel_runtime_pm_get_noresume
-ffffffff81a35230 T intel_runtime_pm_enable
-ffffffff81a35260 t i9xx_power_well_sync_hw_noop
-ffffffff81a35290 t i9xx_always_on_power_well_noop
-ffffffff81a352c0 t i9xx_always_on_power_well_enabled
-ffffffff81a352f0 t hsw_power_well_sync_hw
-ffffffff81a35440 t hsw_power_well_enable
-ffffffff81a35720 t hsw_power_well_disable
-ffffffff81a357e0 t hsw_power_well_enabled
-ffffffff81a35870 t hsw_wait_for_power_well_disable
-ffffffff81a35af0 t gen9_dc_off_power_well_enable
-ffffffff81a35ca0 t gen9_dc_off_power_well_disable
-ffffffff81a35ec0 t gen9_dc_off_power_well_enabled
-ffffffff81a35f10 t icl_combo_phy_aux_power_well_enable
-ffffffff81a36080 t icl_combo_phy_aux_power_well_disable
-ffffffff81a36170 t bxt_dpio_cmn_power_well_enable
-ffffffff81a36180 t bxt_dpio_cmn_power_well_disable
-ffffffff81a36190 t bxt_dpio_cmn_power_well_enabled
-ffffffff81a361a0 t chv_pipe_power_well_enable
-ffffffff81a36200 t chv_pipe_power_well_disable
-ffffffff81a36290 t chv_pipe_power_well_enabled
-ffffffff81a36360 t chv_set_pipe_power_well
-ffffffff81a36540 t vlv_display_power_well_init
-ffffffff81a367b0 t chv_dpio_cmn_power_well_enable
-ffffffff81a36950 t chv_dpio_cmn_power_well_disable
-ffffffff81a36a40 t vlv_power_well_enabled
-ffffffff81a36b10 t vlv_set_power_well
-ffffffff81a36cf0 t vlv_display_power_well_enable
-ffffffff81a36d50 t vlv_display_power_well_disable
-ffffffff81a36df0 t vlv_power_well_enable
-ffffffff81a36e10 t vlv_power_well_disable
-ffffffff81a36e20 t vlv_dpio_cmn_power_well_enable
-ffffffff81a36ed0 t vlv_dpio_cmn_power_well_disable
-ffffffff81a36fa0 t i830_pipes_power_well_sync_hw
-ffffffff81a37080 t i830_pipes_power_well_enable
-ffffffff81a37130 t i830_pipes_power_well_disable
-ffffffff81a37160 t i830_pipes_power_well_enabled
-ffffffff81a371f0 t cnl_set_procmon_ref_values
-ffffffff81a38000 T intel_sdvo_port_enabled
-ffffffff81a380a0 T intel_sdvo_init
-ffffffff81a38720 t intel_sdvo_compute_config
-ffffffff81a38ae0 t pch_disable_sdvo
-ffffffff81a38b10 t pch_post_disable_sdvo
-ffffffff81a38b20 t intel_disable_sdvo
-ffffffff81a38ca0 t intel_sdvo_pre_enable
-ffffffff81a39590 t intel_enable_sdvo
-ffffffff81a39730 t intel_sdvo_get_hw_state
-ffffffff81a39810 t intel_sdvo_get_config
-ffffffff81a39a90 t intel_sdvo_ddc_proxy_xfer
-ffffffff81a39b30 t intel_sdvo_ddc_proxy_func
-ffffffff81a39b60 t __intel_sdvo_write_cmd
-ffffffff81a39f90 t intel_sdvo_enc_destroy
-ffffffff81a39fc0 t intel_sdvo_get_preferred_input_mode
-ffffffff81a3a2c0 t intel_sdvo_get_dtd_from_mode
-ffffffff81a3a430 t intel_sdvo_read_response
-ffffffff81a3a7e0 t intel_sdvo_write_sdvox
-ffffffff81a3a9c0 t intel_sdvo_write_infoframe
-ffffffff81a3ab40 t intel_sdvo_dvi_init
-ffffffff81a3ad90 t intel_sdvo_tv_init
-ffffffff81a3b080 t intel_sdvo_analog_init
-ffffffff81a3b1b0 t intel_sdvo_lvds_init
-ffffffff81a3b2f0 t intel_sdvo_hotplug
-ffffffff81a3b330 t intel_sdvo_connector_get_hw_state
-ffffffff81a3b3c0 t intel_sdvo_detect
-ffffffff81a3b6a0 t intel_sdvo_connector_register
-ffffffff81a3b6b0 t intel_sdvo_connector_unregister
-ffffffff81a3b6c0 t intel_sdvo_destroy
-ffffffff81a3b6f0 t intel_sdvo_connector_duplicate_state
-ffffffff81a3b770 t intel_sdvo_connector_atomic_set_property
-ffffffff81a3b940 t intel_sdvo_connector_atomic_get_property
-ffffffff81a3bb50 t intel_sdvo_get_modes
-ffffffff81a3bdd0 t intel_sdvo_mode_valid
-ffffffff81a3be60 t intel_sdvo_atomic_check
-ffffffff81a3bf10 t intel_sdvo_create_enhance_property
-ffffffff81a3d000 T vlv_punit_read
-ffffffff81a3d0a0 t vlv_sideband_rw
-ffffffff81a3d240 T vlv_punit_write
-ffffffff81a3d2e0 T vlv_bunit_read
-ffffffff81a3d330 T vlv_bunit_write
-ffffffff81a3d380 T vlv_nc_read
-ffffffff81a3d420 T vlv_iosf_sb_read
-ffffffff81a3d470 T vlv_iosf_sb_write
-ffffffff81a3d4c0 T vlv_cck_read
-ffffffff81a3d510 T vlv_cck_write
-ffffffff81a3d560 T vlv_ccu_read
-ffffffff81a3d5b0 T vlv_ccu_write
-ffffffff81a3d600 T vlv_dpio_read
-ffffffff81a3d690 T vlv_dpio_write
-ffffffff81a3d6e0 T intel_sbi_read
-ffffffff81a3d890 T intel_sbi_write
-ffffffff81a3da40 T vlv_flisdsi_read
-ffffffff81a3da90 T vlv_flisdsi_write
-ffffffff81a3e000 T gen3_stolen_base
-ffffffff81a3e050 T gen11_stolen_base
-ffffffff81a3e0d0 T i830_stolen_size
-ffffffff81a3e140 T gen3_stolen_size
-ffffffff81a3e1b0 T gen6_stolen_size
-ffffffff81a3e200 T chv_stolen_size
-ffffffff81a3e270 T gen8_stolen_size
-ffffffff81a3e2c0 T gen9_stolen_size
-ffffffff81a3e330 T intel_init_stolen_res
-ffffffff81a3f000 T intel_usecs_to_scanlines
-ffffffff81a3f050 T intel_pipe_update_start
-ffffffff81a3f430 T intel_pipe_update_end
-ffffffff81a3f5d0 T skl_update_plane
-ffffffff81a3fa00 t intel_plane_ggtt_offset
-ffffffff81a3fb70 T skl_disable_plane
-ffffffff81a3fbf0 T skl_plane_get_hw_state
-ffffffff81a3fcb0 T intel_sprite_set_colorkey_ioctl
-ffffffff81a3ff90 T skl_plane_has_ccs
-ffffffff81a3fff0 T intel_sprite_plane_create
-ffffffff81a40430 t vlv_update_plane
-ffffffff81a40870 t vlv_disable_plane
-ffffffff81a408f0 t vlv_plane_get_hw_state
-ffffffff81a409a0 t ivb_update_plane
-ffffffff81a40c00 t ivb_disable_plane
-ffffffff81a40ca0 t ivb_plane_get_hw_state
-ffffffff81a40d50 t g4x_update_plane
-ffffffff81a40f80 t g4x_disable_plane
-ffffffff81a41010 t g4x_plane_get_hw_state
-ffffffff81a410c0 t intel_check_sprite_plane
-ffffffff81a41790 t skl_plane_format_mod_supported
-ffffffff81a418c0 t vlv_sprite_format_mod_supported
-ffffffff81a41990 t snb_sprite_format_mod_supported
-ffffffff81a41a20 t g4x_sprite_format_mod_supported
-ffffffff81a42000 T intel_tv_init
-ffffffff81a42390 t intel_tv_compute_config
-ffffffff81a42400 t intel_tv_get_config
-ffffffff81a42440 t intel_tv_pre_enable
-ffffffff81a42ca0 t intel_enable_tv
-ffffffff81a42d10 t intel_disable_tv
-ffffffff81a42d70 t intel_tv_get_hw_state
-ffffffff81a42dd0 t intel_tv_destroy
-ffffffff81a42e00 t intel_tv_get_modes
-ffffffff81a43000 t intel_tv_detect
-ffffffff81a43340 t intel_tv_mode_valid
-ffffffff81a433e0 t intel_tv_atomic_check
-ffffffff81a44000 T intel_uc_init_early
-ffffffff81a442c0 T intel_uc_cleanup_early
-ffffffff81a44310 T intel_uc_init_mmio
-ffffffff81a44330 T intel_uc_init_misc
-ffffffff81a44440 T intel_uc_fini_misc
-ffffffff81a444e0 T intel_uc_init
-ffffffff81a44600 T intel_uc_fini
-ffffffff81a446f0 T intel_uc_sanitize
-ffffffff81a448a0 T intel_uc_init_hw
-ffffffff81a44c80 T intel_uc_fini_hw
-ffffffff81a44dc0 T intel_uc_suspend
-ffffffff81a44e70 T intel_uc_resume
-ffffffff81a45000 T intel_uc_fw_fetch
-ffffffff81a453d0 T intel_uc_fw_upload
-ffffffff81a45580 T intel_uc_fw_fini
-ffffffff81a455e0 T intel_uc_fw_dump
-ffffffff81a46000 T intel_uncore_forcewake_domain_to_str
-ffffffff81a46060 T intel_uncore_fw_release_timer
-ffffffff81a46150 T intel_uncore_edram_size
-ffffffff81a461c0 T intel_uncore_suspend
-ffffffff81a46200 t intel_uncore_forcewake_reset
-ffffffff81a46410 T intel_uncore_resume_early
-ffffffff81a46440 t __intel_uncore_early_sanitize
-ffffffff81a465c0 T intel_uncore_runtime_resume
-ffffffff81a465f0 T intel_uncore_sanitize
-ffffffff81a46600 T intel_uncore_forcewake_get
-ffffffff81a46740 T intel_uncore_forcewake_user_get
-ffffffff81a46850 T intel_uncore_forcewake_get__locked
-ffffffff81a46920 T intel_uncore_forcewake_user_put
-ffffffff81a46af0 T intel_uncore_unclaimed_mmio
-ffffffff81a46bc0 T intel_uncore_forcewake_put__locked
-ffffffff81a46cc0 T intel_uncore_forcewake_put
-ffffffff81a46de0 T assert_forcewakes_inactive
-ffffffff81a46e30 T assert_forcewakes_active
-ffffffff81a46f00 T intel_uncore_init
-ffffffff81a47df0 t i915_pmic_bus_access_notifier
-ffffffff81a47e60 t gen2_write8
-ffffffff81a47f00 t gen2_write16
-ffffffff81a47fb0 t gen2_write32
-ffffffff81a48050 t gen2_read8
-ffffffff81a480f0 t gen2_read16
-ffffffff81a48190 t gen2_read32
-ffffffff81a48230 t gen2_read64
-ffffffff81a482d0 t gen5_write8
-ffffffff81a48390 t gen5_write16
-ffffffff81a48450 t gen5_write32
-ffffffff81a48510 t gen5_read8
-ffffffff81a485c0 t gen5_read16
-ffffffff81a48670 t gen5_read32
-ffffffff81a48720 t gen5_read64
-ffffffff81a487d0 t gen6_write8
-ffffffff81a48a20 t gen6_write16
-ffffffff81a48c70 t gen6_write32
-ffffffff81a48ec0 t fwtable_read8
-ffffffff81a491e0 t fwtable_read16
-ffffffff81a49500 t fwtable_read32
-ffffffff81a49820 t fwtable_read64
-ffffffff81a49b40 t gen6_read8
-ffffffff81a49dc0 t gen6_read16
-ffffffff81a4a040 t gen6_read32
-ffffffff81a4a2c0 t gen6_read64
-ffffffff81a4a540 t fwtable_write8
-ffffffff81a4a8a0 t fwtable_write16
-ffffffff81a4ac00 t fwtable_write32
-ffffffff81a4af60 t gen8_write8
-ffffffff81a4b220 t gen8_write16
-ffffffff81a4b4e0 t gen8_write32
-ffffffff81a4b7a0 t gen11_fwtable_write8
-ffffffff81a4bb10 t gen11_fwtable_write16
-ffffffff81a4be80 t gen11_fwtable_write32
-ffffffff81a4c1f0 t gen11_fwtable_read8
-ffffffff81a4c520 t gen11_fwtable_read16
-ffffffff81a4c850 t gen11_fwtable_read32
-ffffffff81a4cb80 t gen11_fwtable_read64
-ffffffff81a4ceb0 T intel_uncore_prune
-ffffffff81a4d340 T intel_uncore_fini
-ffffffff81a4d360 T i915_reg_read_ioctl
-ffffffff81a4d510 T __intel_wait_for_register_fw
-ffffffff81a4d870 t local_clock
-ffffffff81a4d8c0 T __intel_wait_for_register
-ffffffff81a4dbc0 T intel_uncore_forcewake_for_reg
-ffffffff81a4e0c0 T intel_gpu_reset
-ffffffff81a4e2e0 T intel_has_gpu_reset
-ffffffff81a4e340 T intel_has_reset_engine
-ffffffff81a4e380 T intel_reset_guc
-ffffffff81a4e470 T intel_uncore_arm_unclaimed_mmio_detection
-ffffffff81a4e560 t fw_domains_get_with_fallback
-ffffffff81a4ea70 t fw_domains_put
-ffffffff81a4eb60 t fw_domains_get
-ffffffff81a4eed0 t fw_domains_get_with_thread_status
-ffffffff81a4efe0 t fw_domain_wait_ack_with_fallback
-ffffffff81a4f230 t __gen6_gt_wait_for_fifo
-ffffffff81a4f320 t ___force_wake_auto
-ffffffff81a4f3f0 t gen8_reset_engines
-ffffffff81a4f650 t gen6_reset_engines
-ffffffff81a4f720 t ironlake_do_reset
-ffffffff81a4f820 t g4x_do_reset
-ffffffff81a4faf0 t g33_do_reset
-ffffffff81a4fc00 t i915_do_reset
-ffffffff81a50000 T intel_wopcm_init_early
-ffffffff81a50030 T intel_wopcm_init
-ffffffff81a50220 T intel_wopcm_init_hw
-ffffffff81a51000 T intel_ctx_workarounds_init
-ffffffff81a51610 T intel_ctx_workarounds_emit
-ffffffff81a51780 T intel_gt_workarounds_apply
-ffffffff81a521b0 T intel_whitelist_workarounds_apply
-ffffffff81a524c0 t wa_add
-ffffffff81a52730 t gen9_ctx_workarounds_init
-ffffffff81a528f0 t gen9_gt_workarounds_apply
-ffffffff81a52af0 t wa_init_mcr
-ffffffff81a53000 T pixel_format_from_register_bits
-ffffffff81a53060 T vlv_dsi_wait_for_fifo_empty
-ffffffff81a530f0 T vlv_dsi_init
-ffffffff81a535b0 t intel_dsi_compute_config
-ffffffff81a536c0 t intel_dsi_pre_enable
-ffffffff81a55220 t intel_dsi_enable_nop
-ffffffff81a55250 t intel_dsi_disable
-ffffffff81a554a0 t intel_dsi_post_disable
-ffffffff81a563f0 t intel_dsi_get_hw_state
-ffffffff81a56650 t intel_dsi_get_config
-ffffffff81a56d30 t intel_dsi_encoder_destroy
-ffffffff81a56d40 t intel_dsi_prepare
-ffffffff81a579b0 t intel_dsi_host_attach
-ffffffff81a579e0 t intel_dsi_host_detach
-ffffffff81a57a10 t intel_dsi_host_transfer
-ffffffff81a57e10 t intel_dsi_connector_destroy
-ffffffff81a57e50 t intel_dsi_get_modes
-ffffffff81a57ec0 t intel_dsi_mode_valid
-ffffffff81a58000 T vlv_dsi_pll_compute
-ffffffff81a58370 T vlv_dsi_pll_enable
-ffffffff81a58530 T vlv_dsi_pll_disable
-ffffffff81a58590 T bxt_dsi_pll_is_enabled
-ffffffff81a58630 T bxt_dsi_pll_disable
-ffffffff81a586f0 T vlv_dsi_get_pclk
-ffffffff81a588d0 T bxt_dsi_get_pclk
-ffffffff81a589b0 T vlv_dsi_reset_clocks
-ffffffff81a58a40 T bxt_dsi_pll_compute
-ffffffff81a58b30 T bxt_dsi_pll_enable
-ffffffff81a58e80 T bxt_dsi_reset_clocks
-ffffffff81a59000 T atom_execute_table_scratch_unlocked
-ffffffff81a590a0 t atom_execute_table_locked
-ffffffff81a59420 T atom_execute_table
-ffffffff81a594d0 T atom_parse
-ffffffff81a59720 T atom_destroy
-ffffffff81a59760 T atom_asic_init
-ffffffff81a59970 T atom_parse_data_header
-ffffffff81a59a20 T atom_parse_cmd_header
-ffffffff81a59ab0 T atom_allocate_fb_scratch
-ffffffff81a59b70 t atom_op_move
-ffffffff81a59d50 t atom_op_and
-ffffffff81a59f20 t atom_op_or
-ffffffff81a5a0f0 t atom_op_shift_left
-ffffffff81a5a310 t atom_op_shift_right
-ffffffff81a5a530 t atom_op_mul
-ffffffff81a5a690 t atom_op_div
-ffffffff81a5a810 t atom_op_add
-ffffffff81a5a9e0 t atom_op_sub
-ffffffff81a5abc0 t atom_op_setport
-ffffffff81a5ad30 t atom_op_setregblock
-ffffffff81a5adf0 t atom_op_setfbbase
-ffffffff81a5aec0 t atom_op_compare
-ffffffff81a5b0d0 t atom_op_switch
-ffffffff81a5b320 t atom_op_jump
-ffffffff81a5b5c0 t atom_op_test
-ffffffff81a5b790 t atom_op_delay
-ffffffff81a5b880 t atom_op_calltable
-ffffffff81a5b9d0 t atom_op_repeat
-ffffffff81a5ba00 t atom_op_clear
-ffffffff81a5bb10 t atom_op_nop
-ffffffff81a5bb40 t atom_op_eot
-ffffffff81a5bb70 t atom_op_mask
-ffffffff81a5be40 t atom_op_postcard
-ffffffff81a5bee0 t atom_op_beep
-ffffffff81a5bf00 t atom_op_savereg
-ffffffff81a5bf30 t atom_op_restorereg
-ffffffff81a5bf60 t atom_op_setdatablock
-ffffffff81a5c0a0 t atom_op_xor
-ffffffff81a5c270 t atom_op_shl
-ffffffff81a5c480 t atom_op_shr
-ffffffff81a5c690 t atom_op_debug
-ffffffff81a5c6c0 t atom_put_dst
-ffffffff81a5cbc0 t atom_get_src_int
-ffffffff81a5d360 t atom_iio_execute
-ffffffff81a5e000 T atombios_crtc_dpms
-ffffffff81a5e1b0 t atombios_blank_crtc
-ffffffff81a5e2d0 T atombios_crtc_set_base
-ffffffff81a5e320 t dce4_crtc_do_set_base
-ffffffff81a5ee20 t avivo_crtc_do_set_base
-ffffffff81a5f640 T atombios_crtc_set_base_atomic
-ffffffff81a5f680 T radeon_atom_disp_eng_pll_init
-ffffffff81a5f760 t atombios_crtc_set_disp_eng_pll
-ffffffff81a5f870 t atombios_crtc_program_ss
-ffffffff81a5fad0 T atombios_crtc_mode_set
-ffffffff81a60640 T radeon_atombios_init_crtc
-ffffffff81a60730 t radeon_bo_reserve
-ffffffff81a608e0 t radeon_bo_unreserve
-ffffffff81a609d0 t atombios_disable_ss
-ffffffff81a60b40 t atombios_crtc_program_pll
-ffffffff81a60e00 t atombios_crtc_prepare
-ffffffff81a60eb0 t atombios_crtc_commit
-ffffffff81a60f20 t atombios_crtc_mode_fixup
-ffffffff81a61ce0 t atombios_crtc_disable
-ffffffff81a61f40 t radeon_get_shared_nondp_ppll
-ffffffff81a63000 T radeon_atom_copy_swap
-ffffffff81a63010 T radeon_dp_aux_init
-ffffffff81a630e0 t radeon_dp_aux_transfer_atom
-ffffffff81a632c0 T radeon_dp_getsinktype
-ffffffff81a63330 T radeon_dp_getdpcd
-ffffffff81a63410 T radeon_dp_get_panel_mode
-ffffffff81a63510 T radeon_dp_set_link_config
-ffffffff81a63590 t radeon_dp_get_dp_link_config
-ffffffff81a63720 T radeon_dp_mode_valid_helper
-ffffffff81a637d0 T radeon_dp_needs_link_train
-ffffffff81a63840 T radeon_dp_set_rx_power_state
-ffffffff81a638c0 T radeon_dp_link_train
-ffffffff81a64100 t radeon_process_aux_ch
-ffffffff81a65000 T atombios_get_backlight_level
-ffffffff81a65080 T atombios_set_backlight_level
-ffffffff81a65240 T atombios_dig_transmitter_setup
-ffffffff81a65260 T radeon_atom_backlight_init
-ffffffff81a65420 t radeon_atom_backlight_get_brightness
-ffffffff81a65490 T atombios_dvo_setup
-ffffffff81a65660 T atombios_digital_setup
-ffffffff81a658e0 T atombios_get_encoder_mode
-ffffffff81a65bc0 T atombios_dig_encoder_setup2
-ffffffff81a66000 T atombios_dig_encoder_setup
-ffffffff81a66020 T atombios_dig_transmitter_setup2
-ffffffff81a669f0 T atombios_set_edp_panel_power
-ffffffff81a66b10 T atombios_set_mst_encoder_crtc_source
-ffffffff81a66bf0 T radeon_atom_release_dig_encoder
-ffffffff81a66c30 T radeon_atom_pick_dig_encoder
-ffffffff81a66e50 T radeon_atom_encoder_init
-ffffffff81a66f20 t atombios_external_encoder_setup
-ffffffff81a67170 T radeon_atom_ext_encoder_setup_ddc
-ffffffff81a671c0 T radeon_enc_destroy
-ffffffff81a67260 T radeon_add_atom_encoder
-ffffffff81a676b0 t radeon_atom_backlight_update_status
-ffffffff81a67710 t radeon_atom_encoder_dpms
-ffffffff81a679f0 t radeon_atom_mode_fixup
-ffffffff81a67b50 t radeon_atom_encoder_prepare
-ffffffff81a68010 t radeon_atom_encoder_commit
-ffffffff81a68040 t radeon_atom_encoder_mode_set
-ffffffff81a683d0 t radeon_atom_dig_detect
-ffffffff81a684d0 t radeon_atom_encoder_disable
-ffffffff81a686f0 t radeon_atom_encoder_dpms_avivo
-ffffffff81a68940 t radeon_atom_encoder_dpms_dig
-ffffffff81a68e80 t atombios_yuv_setup
-ffffffff81a68fd0 t atombios_tv_setup
-ffffffff81a69080 t radeon_atom_dac_detect
-ffffffff81a69230 t radeon_atom_ext_dpms
-ffffffff81a69260 t radeon_atom_ext_prepare
-ffffffff81a69290 t radeon_atom_ext_commit
-ffffffff81a692c0 t radeon_atom_ext_mode_set
-ffffffff81a692f0 t radeon_atom_ext_disable
-ffffffff81a6a000 T radeon_atom_hw_i2c_xfer
-ffffffff81a6a370 T radeon_atom_hw_i2c_func
-ffffffff81a6b000 T btc_get_max_clock_from_voltage_dependency_table
-ffffffff81a6b0d0 T btc_apply_voltage_dependency_rules
-ffffffff81a6b150 T btc_skip_blacklist_clocks
-ffffffff81a6b240 T btc_adjust_clock_combinations
-ffffffff81a6b350 T btc_apply_voltage_delta_rules
-ffffffff81a6b480 T btc_program_mgcg_hw_sequence
-ffffffff81a6b5a0 T btc_dpm_enabled
-ffffffff81a6b5b0 T btc_notify_uvd_to_smc
-ffffffff81a6b640 T btc_reset_to_default
-ffffffff81a6b690 T btc_read_arb_registers
-ffffffff81a6b760 T btc_dpm_vblank_too_short
-ffffffff81a6b7c0 T btc_dpm_pre_set_power_state
-ffffffff81a6c720 T btc_dpm_set_power_state
-ffffffff81a6cc00 T btc_dpm_post_set_power_state
-ffffffff81a6cd20 T btc_dpm_enable
-ffffffff81a6df70 t btc_enable_dynamic_pcie_gen2
-ffffffff81a6e110 T btc_dpm_disable
-ffffffff81a6e620 T btc_dpm_setup_asic
-ffffffff81a6e740 T btc_dpm_init
-ffffffff81a6eb40 T btc_dpm_fini
-ffffffff81a6ebe0 T btc_dpm_debugfs_print_current_performance_level
-ffffffff81a6ec20 T btc_dpm_get_current_sclk
-ffffffff81a6ecb0 T btc_dpm_get_current_mclk
-ffffffff81a6ed40 T btc_dpm_get_sclk
-ffffffff81a6ed90 T btc_dpm_get_mclk
-ffffffff81a6f000 T ci_dpm_powergate_uvd
-ffffffff81a6f4a0 T ci_dpm_vblank_too_short
-ffffffff81a6f520 T ci_fan_ctrl_get_fan_speed_percent
-ffffffff81a6f5c0 T ci_fan_ctrl_set_fan_speed_percent
-ffffffff81a6f690 T ci_fan_ctrl_set_mode
-ffffffff81a6f850 t ci_fan_ctrl_set_static_mode
-ffffffff81a6f910 t ci_thermal_start_smc_fan_control
-ffffffff81a6fbb0 T ci_fan_ctrl_get_mode
-ffffffff81a6fc00 T ci_dpm_force_performance_level
-ffffffff81a70600 t ci_send_msg_to_smc
-ffffffff81a706e0 t ci_upload_dpm_level_enable_mask
-ffffffff81a70ad0 T ci_dpm_pre_set_power_state
-ffffffff81a70dc0 T ci_dpm_post_set_power_state
-ffffffff81a70e90 T ci_dpm_setup_asic
-ffffffff81a71110 T ci_dpm_enable
-ffffffff81a754e0 t ci_enable_didt
-ffffffff81a757c0 t ci_enable_power_containment
-ffffffff81a75da0 T ci_dpm_late_enable
-ffffffff81a75fd0 T ci_dpm_disable
-ffffffff81a769d0 T ci_dpm_set_power_state
-ffffffff81a77d00 T ci_dpm_display_configuration_changed
-ffffffff81a77ef0 T ci_dpm_fini
-ffffffff81a77f90 T ci_dpm_init
-ffffffff81a79680 T ci_dpm_debugfs_print_current_performance_level
-ffffffff81a79850 T ci_dpm_print_power_state
-ffffffff81a79910 T ci_dpm_get_current_sclk
-ffffffff81a79a20 T ci_dpm_get_current_mclk
-ffffffff81a79b30 T ci_dpm_get_sclk
-ffffffff81a79b80 T ci_dpm_get_mclk
-ffffffff81a79bd0 t ci_populate_all_graphic_levels
-ffffffff81a7a140 t ci_populate_all_memory_levels
-ffffffff81a7aac0 t ci_do_program_memory_timing_parameters
-ffffffff81a7ad60 t ci_populate_smc_voltage_table
-ffffffff81a7aec0 t ci_enable_sclk_mclk_dpm
-ffffffff81a7c000 T ci_copy_bytes_to_smc
-ffffffff81a7c330 T ci_start_smc
-ffffffff81a7c370 T ci_reset_smc
-ffffffff81a7c3b0 T ci_program_jump_on_start
-ffffffff81a7c3e0 T ci_stop_smc_clock
-ffffffff81a7c420 T ci_start_smc_clock
-ffffffff81a7c460 T ci_is_smc_running
-ffffffff81a7c4d0 T ci_load_smc_ucode
-ffffffff81a7c6c0 T ci_read_smc_sram_dword
-ffffffff81a7c7e0 T ci_write_smc_sram_dword
-ffffffff81a7d000 T cik_get_allowed_info_register
-ffffffff81a7d0b0 T cik_didt_rreg
-ffffffff81a7d170 T cik_didt_wreg
-ffffffff81a7d210 T ci_get_temp
-ffffffff81a7d260 T kv_get_temp
-ffffffff81a7d2b0 T cik_pciep_rreg
-ffffffff81a7d370 T cik_pciep_wreg
-ffffffff81a7d420 T cik_get_xclk
-ffffffff81a7d490 T cik_mm_rdoorbell
-ffffffff81a7d4f0 T cik_mm_wdoorbell
-ffffffff81a7d530 T ci_mc_load_microcode
-ffffffff81a7d9b0 T cik_ring_test
-ffffffff81a7dc50 T cik_fence_gfx_ring_emit
-ffffffff81a7e050 T cik_fence_compute_ring_emit
-ffffffff81a7e2d0 T cik_semaphore_ring_emit
-ffffffff81a7e4a0 T cik_copy_cpdma
-ffffffff81a7e890 T cik_ring_ib_execute
-ffffffff81a7ee50 T cik_ib_test
-ffffffff81a7f130 T cik_gfx_get_rptr
-ffffffff81a7f190 T cik_gfx_get_wptr
-ffffffff81a7f1c0 T cik_gfx_set_wptr
-ffffffff81a7f210 T cik_compute_get_rptr
-ffffffff81a7f310 T cik_compute_get_wptr
-ffffffff81a7f410 T cik_compute_set_wptr
-ffffffff81a7f470 T cik_gpu_check_soft_reset
-ffffffff81a7f620 T cik_asic_reset
-ffffffff81a7fc00 t cik_gpu_pci_config_reset
-ffffffff81a80730 T cik_gfx_is_lockup
-ffffffff81a80790 T cik_pcie_gart_tlb_flush
-ffffffff81a807f0 T cik_ib_parse
-ffffffff81a80820 T cik_vm_init
-ffffffff81a80890 T cik_vm_fini
-ffffffff81a808c0 T cik_vm_flush
-ffffffff81a81600 T cik_enter_rlc_safe_mode
-ffffffff81a81710 T cik_exit_rlc_safe_mode
-ffffffff81a81740 T cik_update_cg
-ffffffff81a81e80 t cik_enable_mgcg
-ffffffff81a82550 t cik_enable_cgcg
-ffffffff81a82a10 T cik_init_cp_pg_table
-ffffffff81a82ce0 T cik_get_csb_size
-ffffffff81a82d70 T cik_get_csb_buffer
-ffffffff81a82f20 T cik_irq_set
-ffffffff81a83c80 t cik_disable_interrupt_state
-ffffffff81a84300 T cik_irq_process
-ffffffff81a85290 t cik_irq_ack
-ffffffff81a85f30 T cik_resume
-ffffffff81a85fc0 t cik_init_golden_registers
-ffffffff81a86180 t cik_startup
-ffffffff81a8c460 T cik_suspend
-ffffffff81a8c740 t cik_irq_suspend
-ffffffff81a8c8d0 t cik_pcie_gart_disable
-ffffffff81a8ca40 T cik_init
-ffffffff81a8d1a0 t cik_init_microcode
-ffffffff81a8e240 T cik_fini
-ffffffff81a8e5a0 T dce8_program_fmt
-ffffffff81a8e6e0 T dce8_bandwidth_update
-ffffffff81a8efe0 T cik_get_gpu_clock_counter
-ffffffff81a8f0c0 T cik_set_uvd_clocks
-ffffffff81a8f130 t cik_set_uvd_clock
-ffffffff81a8f2b0 T cik_set_vce_clocks
-ffffffff81a8f500 t cik_wait_for_rlc_serdes
-ffffffff81a8f720 t cik_get_cu_active_bitmap
-ffffffff81a8f8e0 t radeon_bo_reserve
-ffffffff81a8fa90 t radeon_bo_unreserve
-ffffffff81a8fb80 t cik_update_gfx_pg
-ffffffff81a8fe30 t cik_compute_stop
-ffffffff81a8fff0 t cik_cp_compute_fini
-ffffffff81a901a0 t dce8_latency_watermark
-ffffffff81a91000 T cik_sdma_get_rptr
-ffffffff81a91080 T cik_sdma_get_wptr
-ffffffff81a910e0 T cik_sdma_set_wptr
-ffffffff81a91150 T cik_sdma_ring_ib_execute
-ffffffff81a91570 T cik_sdma_fence_ring_emit
-ffffffff81a91750 t cik_sdma_hdp_flush_ring_emit
-ffffffff81a91990 T cik_sdma_semaphore_ring_emit
-ffffffff81a91ab0 T cik_sdma_enable
-ffffffff81a91d90 T cik_sdma_resume
-ffffffff81a92440 T cik_sdma_fini
-ffffffff81a92480 T cik_copy_dma
-ffffffff81a92880 T cik_sdma_ring_test
-ffffffff81a92b20 T cik_sdma_ib_test
-ffffffff81a92d50 T cik_sdma_is_lockup
-ffffffff81a92dd0 T cik_sdma_vm_copy_pages
-ffffffff81a92ee0 T cik_sdma_vm_write_pages
-ffffffff81a93080 T cik_sdma_vm_set_pages
-ffffffff81a931f0 T cik_sdma_vm_pad_ib
-ffffffff81a93240 T cik_dma_vm_flush
-ffffffff81a94000 T cypress_enable_spread_spectrum
-ffffffff81a941e0 T cypress_start_dpm
-ffffffff81a94240 T cypress_enable_sclk_control
-ffffffff81a942b0 T cypress_enable_mclk_control
-ffffffff81a94320 T cypress_notify_smc_display_change
-ffffffff81a94360 T cypress_program_response_times
-ffffffff81a94430 T cypress_advertise_gen2_capability
-ffffffff81a94500 T cypress_notify_link_speed_change_after_state_change
-ffffffff81a945d0 T cypress_notify_link_speed_change_before_state_change
-ffffffff81a94680 T cypress_get_strobe_mode_settings
-ffffffff81a94780 T cypress_get_mclk_frequency_ratio
-ffffffff81a94830 T cypress_map_clkf_to_ibias
-ffffffff81a948f0 T cypress_convert_power_level_to_smc
-ffffffff81a94d00 t cypress_populate_mclk_value
-ffffffff81a950f0 T cypress_upload_sw_state
-ffffffff81a95280 T cypress_upload_mc_reg_table
-ffffffff81a95330 t cypress_convert_mc_reg_table_to_smc
-ffffffff81a95590 T cypress_calculate_burst_time
-ffffffff81a95610 T cypress_program_memory_timing_parameters
-ffffffff81a95790 T cypress_populate_smc_initial_state
-ffffffff81a95b20 T cypress_populate_smc_acpi_state
-ffffffff81a95eb0 T cypress_construct_voltage_tables
-ffffffff81a95f50 t cypress_trim_voltage_table_to_fit_state_table
-ffffffff81a96140 T cypress_populate_smc_voltage_tables
-ffffffff81a96280 T cypress_get_mvdd_configuration
-ffffffff81a96360 T cypress_populate_mc_reg_table
-ffffffff81a965a0 T cypress_get_table_locations
-ffffffff81a96680 T cypress_enable_display_gap
-ffffffff81a966e0 T cypress_dpm_setup_asic
-ffffffff81a967d0 T cypress_dpm_enable
-ffffffff81a97360 t cypress_force_mc_use_s1
-ffffffff81a97650 t cypress_enable_dynamic_pcie_gen2
-ffffffff81a977d0 t cypress_gfx_clock_gating_enable
-ffffffff81a97bd0 t cypress_mg_clock_gating_enable
-ffffffff81a97fb0 T cypress_dpm_disable
-ffffffff81a98290 T cypress_dpm_set_power_state
-ffffffff81a98570 T cypress_dpm_display_configuration_changed
-ffffffff81a98690 T cypress_dpm_init
-ffffffff81a98900 T cypress_dpm_fini
-ffffffff81a98990 T cypress_dpm_vblank_too_short
-ffffffff81a989f0 t cypress_wait_for_mc_sequencer
-ffffffff81a99000 T dce3_2_afmt_hdmi_write_speaker_allocation
-ffffffff81a99070 T dce3_2_afmt_dp_write_speaker_allocation
-ffffffff81a990e0 T dce3_2_afmt_write_sad_regs
-ffffffff81a991f0 T dce3_2_audio_set_dto
-ffffffff81a993f0 T dce3_2_hdmi_update_acr
-ffffffff81a997c0 T dce3_2_set_audio_packet
-ffffffff81a99990 T dce3_2_set_mute
-ffffffff81a9a000 T dce6_endpoint_rreg
-ffffffff81a9a0f0 T dce6_endpoint_wreg
-ffffffff81a9a210 T dce6_audio_get_pin
-ffffffff81a9a380 T dce6_afmt_select_pin
-ffffffff81a9a420 T dce6_afmt_write_latency_fields
-ffffffff81a9a4d0 T dce6_afmt_hdmi_write_speaker_allocation
-ffffffff81a9a5a0 T dce6_afmt_dp_write_speaker_allocation
-ffffffff81a9a670 T dce6_afmt_write_sad_regs
-ffffffff81a9a7c0 T dce6_audio_enable
-ffffffff81a9a810 T dce6_hdmi_audio_set_dto
-ffffffff81a9a8a0 T dce6_dp_audio_set_dto
-ffffffff81a9b000 T eg_cg_rreg
-ffffffff81a9b0a0 T eg_cg_wreg
-ffffffff81a9b120 T eg_pif_phy0_rreg
-ffffffff81a9b1c0 T eg_pif_phy0_wreg
-ffffffff81a9b240 T eg_pif_phy1_rreg
-ffffffff81a9b2e0 T eg_pif_phy1_wreg
-ffffffff81a9b360 T evergreen_get_allowed_info_register
-ffffffff81a9b400 T evergreen_tiling_fields
-ffffffff81a9b4a0 T sumo_set_uvd_clocks
-ffffffff81a9b5a0 t sumo_set_uvd_clock
-ffffffff81a9b7d0 T evergreen_set_uvd_clocks
-ffffffff81a9bf80 T evergreen_fix_pci_max_read_req_size
-ffffffff81a9c040 T dce4_program_fmt
-ffffffff81a9c160 T dce4_wait_for_vblank
-ffffffff81a9c460 T evergreen_page_flip
-ffffffff81a9c5b0 T evergreen_page_flip_pending
-ffffffff81a9c630 T evergreen_get_temp
-ffffffff81a9c720 T sumo_get_temp
-ffffffff81a9c780 T sumo_pm_init_profile
-ffffffff81a9c8c0 T btc_pm_init_profile
-ffffffff81a9c9d0 T evergreen_pm_misc
-ffffffff81a9cb20 T evergreen_pm_prepare
-ffffffff81a9cc40 T evergreen_pm_finish
-ffffffff81a9cd60 T evergreen_hpd_sense
-ffffffff81a9cde0 T evergreen_hpd_set_polarity
-ffffffff81a9cf20 T evergreen_hpd_init
-ffffffff81a9d010 T evergreen_hpd_fini
-ffffffff81a9d0c0 T evergreen_get_number_of_dram_channels
-ffffffff81a9d120 T evergreen_bandwidth_update
-ffffffff81a9d2f0 t evergreen_line_buffer_adjust
-ffffffff81a9d520 t evergreen_program_watermarks
-ffffffff81a9e010 T evergreen_mc_wait_for_idle
-ffffffff81a9e0b0 T evergreen_pcie_gart_tlb_flush
-ffffffff81a9e1a0 T evergreen_mc_stop
-ffffffff81a9edb0 T evergreen_mc_resume
-ffffffff81a9f5f0 T evergreen_mc_program
-ffffffff81a9fb10 T evergreen_ring_ib_execute
-ffffffff81a9ffd0 T evergreen_mc_init
-ffffffff81aa0160 T evergreen_print_gpu_status_regs
-ffffffff81aa0190 T evergreen_is_display_hung
-ffffffff81aa03b0 T evergreen_gpu_check_soft_reset
-ffffffff81aa0530 T evergreen_gpu_pci_config_reset
-ffffffff81aa06f0 T evergreen_asic_reset
-ffffffff81aa0b10 T evergreen_gfx_is_lockup
-ffffffff81aa0b70 T sumo_rlc_fini
-ffffffff81aa0d30 t radeon_bo_reserve
-ffffffff81aa0ee0 t radeon_bo_unreserve
-ffffffff81aa0fd0 T sumo_rlc_init
-ffffffff81aa17c0 T evergreen_rlc_resume
-ffffffff81aa1c90 T evergreen_get_vblank_counter
-ffffffff81aa1d10 T evergreen_disable_interrupt_state
-ffffffff81aa2130 T evergreen_irq_set
-ffffffff81aa2700 T evergreen_irq_suspend
-ffffffff81aa2750 T evergreen_irq_process
-ffffffff81aa2e20 t evergreen_get_ih_wptr
-ffffffff81aa2f60 t evergreen_irq_ack
-ffffffff81aa38b0 T evergreen_resume
-ffffffff81aa3990 t evergreen_init_golden_registers
-ffffffff81aa3ba0 t evergreen_startup
-ffffffff81aa6a50 T evergreen_suspend
-ffffffff81aa6b00 t evergreen_pcie_gart_disable
-ffffffff81aa6ca0 T evergreen_init
-ffffffff81aa70d0 T evergreen_fini
-ffffffff81aa71d0 T evergreen_pcie_gen2_enable
-ffffffff81aa7410 T evergreen_program_aspm
-ffffffff81aa7da0 t evergreen_latency_watermark
-ffffffff81aa8000 T evergreen_cs_parse
-ffffffff81aaa920 T evergreen_dma_cs_parse
-ffffffff81aabc50 T evergreen_ib_parse
-ffffffff81aac110 T evergreen_dma_ib_parse
-ffffffff81aac370 t evergreen_cs_track_check
-ffffffff81aad420 t evergreen_cs_handle_reg
-ffffffff81aaf3a0 t evergreen_surface_value_conv_check
-ffffffff81aaf680 t evergreen_surface_check
-ffffffff81aafb20 t evergreen_cs_track_validate_htile
-ffffffff81aafdd0 t evergreen_vm_reg_valid
-ffffffff81ab1000 T evergreen_dma_fence_ring_emit
-ffffffff81ab12c0 T evergreen_dma_ring_ib_execute
-ffffffff81ab1640 T evergreen_copy_dma
-ffffffff81ab1a00 T evergreen_dma_is_lockup
-ffffffff81ab2000 T dce4_audio_enable
-ffffffff81ab20e0 T evergreen_hdmi_update_acr
-ffffffff81ab2330 T dce4_afmt_write_latency_fields
-ffffffff81ab23a0 T dce4_afmt_hdmi_write_speaker_allocation
-ffffffff81ab2410 T dce4_afmt_dp_write_speaker_allocation
-ffffffff81ab2480 T evergreen_hdmi_write_sad_regs
-ffffffff81ab2590 T evergreen_set_avi_packet
-ffffffff81ab2760 T dce4_hdmi_audio_set_dto
-ffffffff81ab2890 T dce4_dp_audio_set_dto
-ffffffff81ab29c0 T dce4_set_vbi_packet
-ffffffff81ab2a10 T dce4_hdmi_set_color_depth
-ffffffff81ab2b00 T dce4_set_audio_packet
-ffffffff81ab2d40 T dce4_set_mute
-ffffffff81ab2e20 T evergreen_hdmi_enable
-ffffffff81ab3110 T evergreen_dp_enable
-ffffffff81ab4000 T kv_dpm_enable_bapm
-ffffffff81ab4060 T kv_dpm_enable
-ffffffff81ab56d0 t kv_enable_didt
-ffffffff81ab59b0 T kv_dpm_late_enable
-ffffffff81ab5ba0 T kv_dpm_powergate_uvd
-ffffffff81ab5d10 T kv_dpm_disable
-ffffffff81ab6090 T kv_dpm_force_performance_level
-ffffffff81ab6220 t kv_force_dpm_lowest
-ffffffff81ab6300 T kv_dpm_pre_set_power_state
-ffffffff81ab6900 T kv_dpm_set_power_state
-ffffffff81ab70f0 t kv_set_valid_clock_range
-ffffffff81ab72b0 t kv_calculate_ds_divider
-ffffffff81ab7430 t kv_calculate_nbps_level_settings
-ffffffff81ab75c0 t kv_update_vce_dpm
-ffffffff81ab77a0 T kv_dpm_post_set_power_state
-ffffffff81ab7840 T kv_dpm_setup_asic
-ffffffff81ab78a0 T kv_dpm_init
-ffffffff81ab8170 T kv_dpm_debugfs_print_current_performance_level
-ffffffff81ab81d0 T kv_dpm_get_current_sclk
-ffffffff81ab8240 T kv_dpm_get_current_mclk
-ffffffff81ab8270 T kv_dpm_print_power_state
-ffffffff81ab8310 T kv_dpm_fini
-ffffffff81ab83a0 T kv_dpm_display_configuration_changed
-ffffffff81ab83d0 T kv_dpm_get_sclk
-ffffffff81ab8420 T kv_dpm_get_mclk
-ffffffff81ab9000 T kv_notify_message_to_smu
-ffffffff81ab90e0 T kv_dpm_get_enable_mask
-ffffffff81ab91d0 T kv_send_msg_to_smc_with_parameter
-ffffffff81ab92d0 T kv_read_smc_sram_dword
-ffffffff81ab93b0 T kv_smc_dpm_enable
-ffffffff81ab9500 T kv_smc_bapm_enable
-ffffffff81ab9650 T kv_copy_bytes_to_smc
-ffffffff81aba000 T tn_smc_rreg
-ffffffff81aba090 T tn_smc_wreg
-ffffffff81aba110 T ni_mc_load_microcode
-ffffffff81aba3b0 T ni_init_microcode
-ffffffff81aba940 T cayman_get_allowed_info_register
-ffffffff81aba9e0 T tn_get_temp
-ffffffff81abaa80 T cayman_pcie_gart_tlb_flush
-ffffffff81abaae0 T cayman_cp_int_cntl_setup
-ffffffff81abab40 T cayman_fence_ring_emit
-ffffffff81abaee0 T cayman_ring_ib_execute
-ffffffff81abb360 T cayman_gfx_get_rptr
-ffffffff81abb410 T cayman_gfx_get_wptr
-ffffffff81abb480 T cayman_gfx_set_wptr
-ffffffff81abb540 T cayman_gpu_check_soft_reset
-ffffffff81abb700 T cayman_asic_reset
-ffffffff81abbb20 T cayman_gfx_is_lockup
-ffffffff81abbb80 T cayman_resume
-ffffffff81abbc10 t ni_init_golden_registers
-ffffffff81abbcf0 t cayman_startup
-ffffffff81abe9c0 T cayman_suspend
-ffffffff81abeab0 t cayman_pcie_gart_disable
-ffffffff81abec80 T cayman_init
-ffffffff81abf170 T cayman_fini
-ffffffff81abf300 T cayman_vm_init
-ffffffff81abf370 T cayman_vm_fini
-ffffffff81abf3a0 T cayman_vm_decode_fault
-ffffffff81abf430 T cayman_vm_flush
-ffffffff81abf8b0 T tn_set_vce_clocks
-ffffffff81ac0000 T cayman_dma_get_rptr
-ffffffff81ac0080 T cayman_dma_get_wptr
-ffffffff81ac00e0 T cayman_dma_set_wptr
-ffffffff81ac0120 T cayman_dma_ring_ib_execute
-ffffffff81ac04c0 T cayman_dma_stop
-ffffffff81ac05b0 T cayman_dma_resume
-ffffffff81ac08c0 T cayman_dma_fini
-ffffffff81ac09b0 T cayman_dma_is_lockup
-ffffffff81ac0a30 T cayman_dma_vm_copy_pages
-ffffffff81ac0b20 T cayman_dma_vm_write_pages
-ffffffff81ac0ca0 T cayman_dma_vm_set_pages
-ffffffff81ac0e00 T cayman_dma_vm_pad_ib
-ffffffff81ac0e50 T cayman_dma_vm_flush
-ffffffff81ac2000 T ni_get_pi
-ffffffff81ac2030 T ni_get_ps
-ffffffff81ac2060 T ni_dpm_vblank_too_short
-ffffffff81ac20c0 T ni_dpm_force_performance_level
-ffffffff81ac2240 T ni_copy_and_switch_arb_sets
-ffffffff81ac26d0 T ni_set_uvd_clock_before_set_eng_clock
-ffffffff81ac2750 T ni_set_uvd_clock_after_set_eng_clock
-ffffffff81ac27d0 T ni_dpm_setup_asic
-ffffffff81ac2ab0 T ni_update_current_ps
-ffffffff81ac2b60 T ni_update_requested_ps
-ffffffff81ac2c10 T ni_dpm_enable
-ffffffff81ac5fc0 t ni_enable_dynamic_pcie_gen2
-ffffffff81ac6150 t ni_populate_smc_tdp_limits
-ffffffff81ac6320 T ni_dpm_disable
-ffffffff81ac6750 T ni_dpm_pre_set_power_state
-ffffffff81ac6d40 T ni_dpm_set_power_state
-ffffffff81ac7e80 T ni_dpm_post_set_power_state
-ffffffff81ac7f50 T ni_dpm_init
-ffffffff81ac89a0 T ni_dpm_fini
-ffffffff81ac8a40 T ni_dpm_print_power_state
-ffffffff81ac8b20 T ni_dpm_debugfs_print_current_performance_level
-ffffffff81ac8b60 T ni_dpm_get_current_sclk
-ffffffff81ac8be0 T ni_dpm_get_current_mclk
-ffffffff81ac8c60 T ni_dpm_get_sclk
-ffffffff81ac8cc0 T ni_dpm_get_mclk
-ffffffff81ac8d20 t ni_do_program_memory_timing_parameters
-ffffffff81ac8e80 t ni_calculate_sclk_params
-ffffffff81ac90a0 t ni_calculate_power_boost_limit
-ffffffff81ac9230 t ni_populate_mclk_value
-ffffffff81aca000 T r100_wait_for_vblank
-ffffffff81aca240 T r100_page_flip
-ffffffff81aca4b0 T r100_page_flip_pending
-ffffffff81aca590 T r100_pm_get_dynpm_state
-ffffffff81aca790 T r100_pm_init_profile
-ffffffff81aca870 T r100_pm_misc
-ffffffff81acac30 T r100_pm_prepare
-ffffffff81acad20 T r100_pm_finish
-ffffffff81acae10 T r100_gui_idle
-ffffffff81acae60 T r100_hpd_sense
-ffffffff81acaee0 T r100_hpd_set_polarity
-ffffffff81acb010 T r100_hpd_init
-ffffffff81acb0a0 T r100_hpd_fini
-ffffffff81acb100 T r100_pci_gart_tlb_flush
-ffffffff81acb130 T r100_pci_gart_init
-ffffffff81acb200 T r100_pci_gart_get_page_entry
-ffffffff81acb230 T r100_pci_gart_set_page
-ffffffff81acb260 T r100_pci_gart_enable
-ffffffff81acb390 T r100_pci_gart_disable
-ffffffff81acb420 T r100_pci_gart_fini
-ffffffff81acb4c0 T r100_irq_set
-ffffffff81acb5e0 T r100_irq_disable
-ffffffff81acb670 T r100_irq_process
-ffffffff81acb990 T r100_get_vblank_counter
-ffffffff81acb9d0 T r100_fence_ring_emit
-ffffffff81acbe40 T r100_semaphore_ring_emit
-ffffffff81acbe70 T r100_copy_blit
-ffffffff81acc500 T r100_ring_start
-ffffffff81acc5f0 T r100_gfx_get_rptr
-ffffffff81acc650 T r100_gfx_get_wptr
-ffffffff81acc680 T r100_gfx_set_wptr
-ffffffff81acc6d0 T r100_cp_init
-ffffffff81acccf0 T r100_debugfs_cp_init
-ffffffff81accd20 T r100_cp_fini
-ffffffff81accdc0 T r100_cp_disable
-ffffffff81accf40 T r100_gui_wait_for_idle
-ffffffff81acd030 T r100_reloc_pitch_offset
-ffffffff81acd160 T r100_packet3_load_vbpntr
-ffffffff81acd420 T r100_cs_parse_packet0
-ffffffff81acd530 T r100_cs_packet_parse_vline
-ffffffff81acd720 T r100_cs_track_check_pkt3_indx_buffer
-ffffffff81acd7a0 T r100_cs_parse
-ffffffff81ace9b0 T r100_cs_track_clear
-ffffffff81aced00 T r100_cs_track_check
-ffffffff81acf5f0 T r100_mc_wait_for_idle
-ffffffff81acf680 T r100_gpu_is_lockup
-ffffffff81acf700 T r100_enable_bm
-ffffffff81acf760 T r100_bm_disable
-ffffffff81acf870 T r100_asic_reset
-ffffffff81acfda0 T r100_mc_stop
-ffffffff81ad0080 T r100_mc_resume
-ffffffff81ad01b0 T r100_set_common_regs
-ffffffff81ad0410 T r100_vram_init_sizes
-ffffffff81ad0640 T r100_vga_set_state
-ffffffff81ad06b0 T r100_pll_errata_after_index
-ffffffff81ad0730 T r100_pll_rreg
-ffffffff81ad0910 T r100_pll_wreg
-ffffffff81ad0ad0 T r100_debugfs_rbbm_init
-ffffffff81ad0b00 T r100_debugfs_mc_info_init
-ffffffff81ad0b30 T r100_set_surface_reg
-ffffffff81ad0da0 T r100_clear_surface_reg
-ffffffff81ad0e60 T r100_bandwidth_update
-ffffffff81ad1910 T r100_ring_test
-ffffffff81ad1c10 T r100_ring_ib_execute
-ffffffff81ad1e70 T r100_ib_test
-ffffffff81ad2210 T r100_vga_render_disable
-ffffffff81ad2280 T r100_resume
-ffffffff81ad24d0 t r100_startup
-ffffffff81ad2a90 T r100_suspend
-ffffffff81ad2bd0 T r100_fini
-ffffffff81ad2d90 T r100_restore_sanity
-ffffffff81ad2e80 T r100_init
-ffffffff81ad3550 T r100_mm_rreg_slow
-ffffffff81ad35e0 T r100_mm_wreg_slow
-ffffffff81ad3660 T r100_io_rreg
-ffffffff81ad36d0 T r100_io_wreg
-ffffffff81ad3730 t r100_get_vtx_size
-ffffffff81ad3860 t r100_cs_track_texture_print
-ffffffff81ad4000 T r200_copy_dma
-ffffffff81ad4480 T r200_packet0_check
-ffffffff81ad5420 T r200_set_safe_registers
-ffffffff81ad6000 T rv370_pcie_rreg
-ffffffff81ad60a0 T rv370_pcie_wreg
-ffffffff81ad6130 T rv370_pcie_gart_tlb_flush
-ffffffff81ad62f0 T rv370_pcie_gart_get_page_entry
-ffffffff81ad6340 T rv370_pcie_gart_set_page
-ffffffff81ad6380 T rv370_pcie_gart_init
-ffffffff81ad6450 T rv370_pcie_gart_enable
-ffffffff81ad68e0 T rv370_pcie_gart_disable
-ffffffff81ad6b10 T rv370_pcie_gart_fini
-ffffffff81ad6b40 T r300_fence_ring_emit
-ffffffff81ad70d0 T r300_ring_start
-ffffffff81ad7ae0 T r300_mc_wait_for_idle
-ffffffff81ad7b70 T r300_asic_reset
-ffffffff81ad7ea0 T r300_mc_init
-ffffffff81ad7f70 T rv370_set_pcie_lanes
-ffffffff81ad81d0 T rv370_get_pcie_lanes
-ffffffff81ad82a0 T r300_cs_parse
-ffffffff81ad8620 t r300_packet0_check
-ffffffff81ad9510 T r300_set_reg_safe
-ffffffff81ad9550 T r300_mc_program
-ffffffff81ad9750 T r300_clock_startup
-ffffffff81ad97d0 T r300_resume
-ffffffff81ad99d0 t r300_startup
-ffffffff81ad9d60 T r300_suspend
-ffffffff81ad9de0 T r300_fini
-ffffffff81ad9ec0 T r300_init
-ffffffff81adb000 T r420_pm_init_profile
-ffffffff81adb0e0 T r420_pipes_init
-ffffffff81adb320 T r420_mc_rreg
-ffffffff81adb3c0 T r420_mc_wreg
-ffffffff81adb450 T r420_resume
-ffffffff81adb650 t r420_startup
-ffffffff81adba00 T r420_suspend
-ffffffff81adbba0 T r420_fini
-ffffffff81adbc80 T r420_init
-ffffffff81adbf40 T r420_debugfs_pipes_info_init
-ffffffff81adc000 T r520_mc_wait_for_idle
-ffffffff81adc090 T r520_resume
-ffffffff81adc1b0 t r520_startup
-ffffffff81adc5e0 T r520_init
-ffffffff81add000 T r600_rcu_rreg
-ffffffff81add0a0 T r600_rcu_wreg
-ffffffff81add130 T r600_uvd_ctx_rreg
-ffffffff81add1d0 T r600_uvd_ctx_wreg
-ffffffff81add260 T r600_get_allowed_info_register
-ffffffff81add2f0 T r600_get_xclk
-ffffffff81add320 T r600_set_uvd_clocks
-ffffffff81adda20 T dce3_program_fmt
-ffffffff81addb40 T rv6xx_get_temp
-ffffffff81addbc0 T r600_pm_get_dynpm_state
-ffffffff81addfc0 T rs780_pm_init_profile
-ffffffff81ade100 T r600_pm_init_profile
-ffffffff81ade390 T r600_pm_misc
-ffffffff81ade440 T r600_gui_idle
-ffffffff81ade490 T r600_hpd_sense
-ffffffff81ade610 T r600_hpd_set_polarity
-ffffffff81ade960 T r600_hpd_init
-ffffffff81adeb90 T r600_hpd_fini
-ffffffff81aded80 T r600_pcie_gart_tlb_flush
-ffffffff81adef10 T r600_pcie_gart_init
-ffffffff81adefb0 T r600_mc_wait_for_idle
-ffffffff81adf050 T rs780_mc_rreg
-ffffffff81adf110 T rs780_mc_wreg
-ffffffff81adf1c0 T r600_vram_scratch_init
-ffffffff81adf2c0 t radeon_bo_reserve
-ffffffff81adf470 t radeon_bo_unreserve
-ffffffff81adf560 T r600_vram_scratch_fini
-ffffffff81adf5d0 T r600_set_bios_scratch_engine_hung
-ffffffff81adf640 T r600_gpu_check_soft_reset
-ffffffff81adf9d0 T r600_asic_reset
-ffffffff81adfea0 t r600_gpu_pci_config_reset
-ffffffff81ae0160 T r600_gfx_is_lockup
-ffffffff81ae01c0 T r6xx_remap_render_backend
-ffffffff81ae0350 T r600_count_pipe_bits
-ffffffff81ae03c0 T r600_pciep_rreg
-ffffffff81ae0480 T r600_pciep_wreg
-ffffffff81ae0530 T r600_cp_stop
-ffffffff81ae05d0 T r600_init_microcode
-ffffffff81ae0e00 T r600_gfx_get_rptr
-ffffffff81ae0e60 T r600_gfx_get_wptr
-ffffffff81ae0e90 T r600_gfx_set_wptr
-ffffffff81ae0ee0 T r600_cp_start
-ffffffff81ae1270 T r600_cp_resume
-ffffffff81ae16c0 T r600_ring_init
-ffffffff81ae1760 T r600_cp_fini
-ffffffff81ae1800 T r600_scratch_init
-ffffffff81ae1870 T r600_ring_test
-ffffffff81ae1b10 T r600_fence_ring_emit
-ffffffff81ae23c0 T r600_semaphore_ring_emit
-ffffffff81ae25a0 T r600_copy_cpdma
-ffffffff81ae2b30 T r600_set_surface_reg
-ffffffff81ae2b60 T r600_clear_surface_reg
-ffffffff81ae2b90 T r600_vga_set_state
-ffffffff81ae2bf0 T r600_resume
-ffffffff81ae2c80 t r600_startup
-ffffffff81ae5490 T r600_suspend
-ffffffff81ae5670 T r600_irq_suspend
-ffffffff81ae5790 t r600_pcie_gart_disable
-ffffffff81ae5ad0 T r600_init
-ffffffff81ae6310 T r600_debugfs_mc_info_init
-ffffffff81ae6340 T r600_ih_ring_init
-ffffffff81ae63b0 T r600_irq_fini
-ffffffff81ae6540 T r600_fini
-ffffffff81ae66e0 T r600_ring_ib_execute
-ffffffff81ae6b60 T r600_ib_test
-ffffffff81ae6e00 T r600_ih_ring_alloc
-ffffffff81ae6f20 T r600_ih_ring_fini
-ffffffff81ae6fb0 T r600_rlc_stop
-ffffffff81ae7180 T r600_disable_interrupts
-ffffffff81ae7290 T r600_irq_init
-ffffffff81ae78b0 t r600_disable_interrupt_state
-ffffffff81ae7d90 T r600_irq_disable
-ffffffff81ae7ea0 T r600_irq_set
-ffffffff81ae8690 t r600_irq_ack
-ffffffff81ae8e30 T r600_irq_process
-ffffffff81ae93b0 t r600_get_ih_wptr
-ffffffff81ae94f0 T r600_mmio_hdp_flush
-ffffffff81ae9590 T r600_set_pcie_lanes
-ffffffff81ae96d0 T r600_get_pcie_lanes
-ffffffff81ae97b0 T r600_get_gpu_clock_counter
-ffffffff81aea000 T r600_fmt_is_valid_color
-ffffffff81aea040 T r600_fmt_is_valid_texture
-ffffffff81aea090 T r600_fmt_get_blocksize
-ffffffff81aea0d0 T r600_fmt_get_nblocksx
-ffffffff81aea120 T r600_fmt_get_nblocksy
-ffffffff81aea170 T r600_cs_common_vline_parse
-ffffffff81aea440 T r600_mip_minify
-ffffffff81aea4a0 T r600_cs_parse
-ffffffff81aec600 T r600_dma_cs_next_reloc
-ffffffff81aec680 T r600_dma_cs_parse
-ffffffff81aecdf0 t r600_cs_track_check
-ffffffff81aee010 t r600_cs_check_reg
-ffffffff81aef000 T r600_dma_get_rptr
-ffffffff81aef070 T r600_dma_get_wptr
-ffffffff81aef0c0 T r600_dma_set_wptr
-ffffffff81aef0f0 T r600_dma_stop
-ffffffff81aef190 T r600_dma_resume
-ffffffff81aef450 T r600_dma_fini
-ffffffff81aef4e0 T r600_dma_is_lockup
-ffffffff81aef540 T r600_dma_ring_test
-ffffffff81aef7a0 T r600_dma_fence_ring_emit
-ffffffff81aef990 T r600_dma_semaphore_ring_emit
-ffffffff81aefab0 T r600_dma_ib_test
-ffffffff81aefca0 T r600_dma_ring_ib_execute
-ffffffff81af0020 T r600_copy_dma
-ffffffff81af1000 T r600_dpm_print_class_info
-ffffffff81af12c0 T r600_dpm_print_cap_info
-ffffffff81af1340 T r600_dpm_print_ps_status
-ffffffff81af13d0 T r600_dpm_get_vblank_time
-ffffffff81af1490 T r600_dpm_get_vrefresh
-ffffffff81af1520 T r600_calculate_u_and_p
-ffffffff81af1590 T r600_calculate_at
-ffffffff81af1640 T r600_gfx_clockgating_enable
-ffffffff81af17b0 T r600_dynamicpm_enable
-ffffffff81af1820 T r600_enable_thermal_protection
-ffffffff81af1890 T r600_enable_acpi_pm
-ffffffff81af18f0 T r600_enable_dynamic_pcie_gen2
-ffffffff81af1960 T r600_dynamicpm_enabled
-ffffffff81af19b0 T r600_enable_sclk_control
-ffffffff81af1a20 T r600_enable_mclk_control
-ffffffff81af1a90 T r600_enable_spll_bypass
-ffffffff81af1b00 T r600_wait_for_spll_change
-ffffffff81af1b90 T r600_set_bsp
-ffffffff81af1bc0 T r600_set_at
-ffffffff81af1c30 T r600_set_tc
-ffffffff81af1c90 T r600_select_td
-ffffffff81af1da0 T r600_set_vrc
-ffffffff81af1dd0 T r600_set_tpu
-ffffffff81af1e30 T r600_set_tpc
-ffffffff81af1e90 T r600_set_sstu
-ffffffff81af1ef0 T r600_set_sst
-ffffffff81af1f50 T r600_set_git
-ffffffff81af1fb0 T r600_set_fctu
-ffffffff81af2010 T r600_set_fct
-ffffffff81af2070 T r600_set_ctxcgtt3d_rphc
-ffffffff81af20d0 T r600_set_ctxcgtt3d_rsdc
-ffffffff81af2140 T r600_set_vddc3d_oorsu
-ffffffff81af21a0 T r600_set_vddc3d_oorphc
-ffffffff81af2200 T r600_set_vddc3d_oorsdc
-ffffffff81af2270 T r600_set_mpll_lock_time
-ffffffff81af22d0 T r600_set_mpll_reset_time
-ffffffff81af2330 T r600_engine_clock_entry_enable
-ffffffff81af2400 T r600_engine_clock_entry_enable_pulse_skipping
-ffffffff81af24d0 T r600_engine_clock_entry_enable_post_divider
-ffffffff81af25a0 T r600_engine_clock_entry_set_post_divider
-ffffffff81af2660 T r600_engine_clock_entry_set_reference_divider
-ffffffff81af2720 T r600_engine_clock_entry_set_feedback_divider
-ffffffff81af27e0 T r600_engine_clock_entry_set_step_time
-ffffffff81af28a0 T r600_vid_rt_set_ssu
-ffffffff81af2900 T r600_vid_rt_set_vru
-ffffffff81af2960 T r600_vid_rt_set_vrt
-ffffffff81af29c0 T r600_voltage_control_enable_pins
-ffffffff81af2a20 T r600_voltage_control_program_voltages
-ffffffff81af2ae0 T r600_voltage_control_deactivate_static_control
-ffffffff81af2bd0 T r600_power_level_enable
-ffffffff81af2c60 T r600_power_level_set_voltage_index
-ffffffff81af2ce0 T r600_power_level_set_mem_clock_index
-ffffffff81af2d60 T r600_power_level_set_eng_clock_index
-ffffffff81af2de0 T r600_power_level_set_watermark_id
-ffffffff81af2e70 T r600_power_level_set_pcie_gen2
-ffffffff81af2ef0 T r600_power_level_get_current_index
-ffffffff81af2f40 T r600_power_level_get_target_index
-ffffffff81af2f90 T r600_power_level_set_enter_index
-ffffffff81af2ff0 T r600_wait_for_power_level_unequal
-ffffffff81af30e0 T r600_wait_for_power_level
-ffffffff81af31d0 T r600_start_dpm
-ffffffff81af35e0 T r600_stop_dpm
-ffffffff81af3640 T r600_dpm_pre_set_power_state
-ffffffff81af3670 T r600_dpm_post_set_power_state
-ffffffff81af36a0 T r600_is_uvd_state
-ffffffff81af36d0 T r600_is_internal_thermal_sensor
-ffffffff81af3710 T r600_dpm_late_enable
-ffffffff81af3870 T r600_get_platform_caps
-ffffffff81af3910 T r600_parse_extended_power_table
-ffffffff81af48c0 T r600_free_extended_power_table
-ffffffff81af49c0 T r600_get_pcie_gen_support
-ffffffff81af4a10 T r600_get_pcie_lane_support
-ffffffff81af4a70 T r600_encode_pci_lane_width
-ffffffff81af5000 T r600_audio_update_hdmi
-ffffffff81af5190 t r600_audio_status
-ffffffff81af52e0 T r600_hdmi_buffer_status_changed
-ffffffff81af5380 T r600_hdmi_update_audio_settings
-ffffffff81af5760 T r600_audio_enable
-ffffffff81af5840 T r600_audio_get_pin
-ffffffff81af5870 T r600_hdmi_update_acr
-ffffffff81af5cb0 T r600_set_avi_packet
-ffffffff81af5f10 T r600_hdmi_audio_workaround
-ffffffff81af5fd0 T r600_hdmi_audio_set_dto
-ffffffff81af60f0 T r600_set_vbi_packet
-ffffffff81af61a0 T r600_set_audio_packet
-ffffffff81af6540 T r600_set_mute
-ffffffff81af6620 T r600_hdmi_enable
-ffffffff81af7000 T radeon_acpi_is_pcie_performance_request_supported
-ffffffff81af7040 T radeon_acpi_pcie_notify_device_ready
-ffffffff81af7130 T radeon_acpi_pcie_performance_request
-ffffffff81af7530 T radeon_acpi_init
-ffffffff81af7af0 t radeon_acpi_event
-ffffffff81af7d80 T radeon_acpi_fini
-ffffffff81af8000 T radeon_agp_init
-ffffffff81af8390 T radeon_agp_resume
-ffffffff81af8410 T radeon_agp_fini
-ffffffff81af8450 T radeon_agp_suspend
-ffffffff81af9000 T radeon_agp_disable
-ffffffff81af9100 T radeon_asic_init
-ffffffff81af9a20 t radeon_invalid_rreg
-ffffffff81af9a60 t radeon_invalid_wreg
-ffffffff81af9aa0 t radeon_invalid_get_allowed_info_register
-ffffffff81afa000 T radeon_atombios_i2c_init
-ffffffff81afa370 T radeon_atombios_lookup_gpio
-ffffffff81afa480 T radeon_get_atom_connector_info_from_object_table
-ffffffff81afae20 t radeon_lookup_i2c_gpio
-ffffffff81afb110 t radeon_atom_apply_quirks
-ffffffff81afb580 T radeon_get_atom_connector_info_from_supported_devices_table
-ffffffff81afbad0 T radeon_atom_get_clock_info
-ffffffff81afbe10 T radeon_atombios_sideport_present
-ffffffff81afbec0 T radeon_atombios_get_tmds_info
-ffffffff81afc0b0 T radeon_atombios_get_ppll_ss_info
-ffffffff81afc1d0 T radeon_atombios_get_asic_ss_info
-ffffffff81afc550 T radeon_atombios_get_lvds_info
-ffffffff81afc8c0 T radeon_atombios_get_primary_dac_info
-ffffffff81afc980 T radeon_atom_get_tv_timings
-ffffffff81afcc30 T radeon_atombios_get_tv_info
-ffffffff81afccc0 T radeon_atombios_get_tv_dac_info
-ffffffff81afce10 T radeon_atombios_get_default_voltages
-ffffffff81afced0 T radeon_atombios_get_power_modes
-ffffffff81afdf90 T radeon_atom_get_clock_dividers
-ffffffff81afe290 T radeon_atom_get_memory_pll_dividers
-ffffffff81afe3d0 T radeon_atom_set_clock_gating
-ffffffff81afe420 T radeon_atom_get_engine_clock
-ffffffff81afe470 T radeon_atom_get_memory_clock
-ffffffff81afe4c0 T radeon_atom_set_engine_clock
-ffffffff81afe510 T radeon_atom_set_memory_clock
-ffffffff81afe560 T radeon_atom_set_engine_dram_timings
-ffffffff81afe5d0 T radeon_atom_update_memory_dll
-ffffffff81afe620 T radeon_atom_set_ac_timing
-ffffffff81afe670 T radeon_atom_set_voltage
-ffffffff81afe740 T radeon_atom_get_max_vddc
-ffffffff81afe810 T radeon_atom_get_leakage_vddc_based_on_leakage_idx
-ffffffff81afe830 T radeon_atom_get_leakage_id_from_vbios
-ffffffff81afe8f0 T radeon_atom_get_leakage_vddc_based_on_leakage_params
-ffffffff81afeae0 T radeon_atom_get_voltage_evv
-ffffffff81afeba0 T radeon_atom_get_voltage_gpio_settings
-ffffffff81afeca0 T radeon_atom_is_voltage_gpio
-ffffffff81afee40 T radeon_atom_get_svi2_info
-ffffffff81afef20 T radeon_atom_get_max_voltage
-ffffffff81aff090 T radeon_atom_get_min_voltage
-ffffffff81aff1f0 T radeon_atom_get_voltage_step
-ffffffff81aff2f0 T radeon_atom_round_to_true_voltage
-ffffffff81aff3c0 T radeon_atom_get_voltage_table
-ffffffff81aff610 T radeon_atom_get_memory_info
-ffffffff81aff7b0 T radeon_atom_get_mclk_range_table
-ffffffff81aff9e0 T radeon_atom_init_mc_reg_table
-ffffffff81affc50 T radeon_atom_initialize_bios_scratch_regs
-ffffffff81affd80 T radeon_save_bios_scratch_regs
-ffffffff81affee0 T radeon_restore_bios_scratch_regs
-ffffffff81b00020 T radeon_atom_output_lock
-ffffffff81b000c0 T radeon_atombios_connected_scratch_regs
-ffffffff81b00570 T radeon_atombios_encoder_crtc_scratch_regs
-ffffffff81b00740 T radeon_atombios_encoder_dpms_scratch_regs
-ffffffff81b00a10 t radeon_atombios_parse_misc_flags_1_3
-ffffffff81b00c00 t radeon_atombios_add_pplib_thermal_controller
-ffffffff81b00db0 t radeon_atombios_parse_pplib_clock_info
-ffffffff81b01070 t radeon_atombios_parse_pplib_non_clock_info
-ffffffff81b02000 T radeon_audio_init
-ffffffff81b022b0 T radeon_audio_endpoint_rreg
-ffffffff81b022f0 T radeon_audio_endpoint_wreg
-ffffffff81b02330 T radeon_audio_get_pin
-ffffffff81b02380 T radeon_audio_detect
-ffffffff81b02690 T radeon_audio_fini
-ffffffff81b027b0 T radeon_audio_mode_set
-ffffffff81b027f0 T radeon_audio_dpms
-ffffffff81b02840 T radeon_audio_decode_dfs_div
-ffffffff81b028a0 t radeon_audio_hdmi_mode_set
-ffffffff81b02ef0 t radeon_audio_write_sad_regs
-ffffffff81b02fc0 t radeon_audio_set_avi_packet
-ffffffff81b03110 t radeon_audio_dp_mode_set
-ffffffff81b032d0 t radeon_audio_rreg
-ffffffff81b03310 t radeon_audio_wreg
-ffffffff81b04000 T radeon_benchmark
-ffffffff81b04940 t radeon_benchmark_move
-ffffffff81b04cf0 t radeon_bo_reserve
-ffffffff81b04ea0 t radeon_bo_unreserve
-ffffffff81b05000 T radeon_get_bios
-ffffffff81b06510 t igp_read_bios_from_vram
-ffffffff81b06630 t radeon_read_bios
-ffffffff81b07000 T radeon_legacy_get_engine_clock
-ffffffff81b070d0 T radeon_legacy_get_memory_clock
-ffffffff81b071a0 T radeon_get_clock_info
-ffffffff81b07740 T radeon_legacy_set_engine_clock
-ffffffff81b07ad0 T radeon_legacy_set_clock_gating
-ffffffff81b0a000 T radeon_combios_check_hardcoded_edid
-ffffffff81b0a100 T radeon_bios_get_hardcoded_edid
-ffffffff81b0a180 T radeon_combios_i2c_init
-ffffffff81b0a650 t combios_setup_i2c_bus
-ffffffff81b0a930 T radeon_combios_get_clock_info
-ffffffff81b0ab70 T radeon_combios_sideport_present
-ffffffff81b0ac00 T radeon_combios_get_primary_dac_info
-ffffffff81b0ad60 T radeon_combios_get_tv_info
-ffffffff81b0adf0 T radeon_combios_get_tv_dac_info
-ffffffff81b0b0b0 T radeon_combios_get_lvds_info
-ffffffff81b0b710 T radeon_legacy_get_tmds_info_from_table
-ffffffff81b0b7e0 T radeon_legacy_get_tmds_info_from_combios
-ffffffff81b0b970 T radeon_legacy_get_ext_tmds_info_from_table
-ffffffff81b0ba10 T radeon_legacy_get_ext_tmds_info_from_combios
-ffffffff81b0bb80 T radeon_get_legacy_connector_info_from_table
-ffffffff81b0d630 T radeon_get_legacy_connector_info_from_bios
-ffffffff81b0e390 T radeon_combios_get_power_modes
-ffffffff81b0ea90 T radeon_external_tmds_setup
-ffffffff81b0eb50 T radeon_combios_external_tmds_setup
-ffffffff81b0f1a0 T radeon_combios_asic_init
-ffffffff81b0f900 t combios_parse_mmio_table
-ffffffff81b0fb40 t combios_parse_pll_table
-ffffffff81b0fe30 T radeon_combios_initialize_bios_scratch_regs
-ffffffff81b0ff20 T radeon_combios_output_lock
-ffffffff81b0ff90 T radeon_combios_connected_scratch_regs
-ffffffff81b101c0 T radeon_combios_encoder_crtc_scratch_regs
-ffffffff81b102d0 T radeon_combios_encoder_dpms_scratch_regs
-ffffffff81b11000 T radeon_connector_hotplug
-ffffffff81b11130 T radeon_get_monitor_bpc
-ffffffff81b11450 T radeon_connector_edid
-ffffffff81b11500 T radeon_connector_encoder_get_dp_bridge_encoder_id
-ffffffff81b115e0 T radeon_connector_is_dp12_capable
-ffffffff81b116e0 T radeon_add_atom_connector
-ffffffff81b124f0 T radeon_add_legacy_connector
-ffffffff81b129e0 T radeon_setup_mst_connector
-ffffffff81b12a70 t radeon_dp_detect
-ffffffff81b12d40 t radeon_dvi_force
-ffffffff81b12d80 t radeon_connector_set_property
-ffffffff81b13420 t radeon_connector_unregister
-ffffffff81b13480 t radeon_connector_destroy
-ffffffff81b134f0 t radeon_best_single_encoder
-ffffffff81b135a0 t radeon_connector_update_scratch_regs
-ffffffff81b13750 t radeon_connector_get_edid
-ffffffff81b13870 t radeon_find_encoder
-ffffffff81b13950 t radeon_dp_get_modes
-ffffffff81b13d10 t radeon_dp_mode_valid
-ffffffff81b13ea0 t radeon_dvi_encoder
-ffffffff81b14060 t radeon_add_common_modes
-ffffffff81b14150 t radeon_lvds_set_property
-ffffffff81b14200 t radeon_vga_detect
-ffffffff81b143d0 t radeon_connector_analog_encoder_conflict_solve
-ffffffff81b14590 t radeon_vga_get_modes
-ffffffff81b14650 t radeon_vga_mode_valid
-ffffffff81b146b0 t radeon_dvi_detect
-ffffffff81b14cc0 t radeon_dvi_mode_valid
-ffffffff81b14e50 t radeon_tv_detect
-ffffffff81b14ef0 t radeon_tv_get_modes
-ffffffff81b14fa0 t radeon_tv_mode_valid
-ffffffff81b14ff0 t radeon_lvds_detect
-ffffffff81b150b0 t radeon_lvds_get_modes
-ffffffff81b15300 t radeon_lvds_mode_valid
-ffffffff81b16000 T radeon_cs_parser_init
-ffffffff81b16480 T radeon_cs_ioctl
-ffffffff81b16fa0 t radeon_cs_parser_fini
-ffffffff81b17110 T radeon_cs_packet_parse
-ffffffff81b172b0 T radeon_cs_packet_next_is_pkt3_nop
-ffffffff81b17300 T radeon_cs_dump_packet
-ffffffff81b17340 T radeon_cs_packet_next_reloc
-ffffffff81b17490 t cmp_size_smaller_first
-ffffffff81b18000 T radeon_crtc_cursor_move
-ffffffff81b18070 t radeon_lock_cursor
-ffffffff81b18200 t radeon_cursor_move_locked
-ffffffff81b18760 T radeon_crtc_cursor_set2
-ffffffff81b189b0 t radeon_hide_cursor
-ffffffff81b18a80 t radeon_bo_reserve
-ffffffff81b18c30 t radeon_bo_unreserve
-ffffffff81b18d20 t radeon_show_cursor
-ffffffff81b19010 T radeon_cursor_reset
-ffffffff81b1a000 T radeon_is_px
-ffffffff81b1a040 T radeon_program_register_sequence
-ffffffff81b1a190 T radeon_pci_config_reset
-ffffffff81b1a1c0 T radeon_surface_init
-ffffffff81b1a390 T radeon_scratch_init
-ffffffff81b1a410 T radeon_scratch_get
-ffffffff81b1a490 T radeon_scratch_free
-ffffffff81b1a4e0 T radeon_doorbell_get
-ffffffff81b1a590 T radeon_doorbell_free
-ffffffff81b1a5d0 T radeon_wb_disable
-ffffffff81b1a600 T radeon_wb_fini
-ffffffff81b1a690 t radeon_bo_reserve
-ffffffff81b1a840 t radeon_bo_unreserve
-ffffffff81b1a930 T radeon_wb_init
-ffffffff81b1ac20 T radeon_vram_location
-ffffffff81b1ad50 T radeon_gtt_location
-ffffffff81b1ae80 T radeon_device_is_virtual
-ffffffff81b1aeb0 T radeon_card_posted
-ffffffff81b1b160 T radeon_update_bandwidth_info
-ffffffff81b1b1e0 T radeon_boot_test_post_card
-ffffffff81b1b290 T radeon_dummy_page_init
-ffffffff81b1b340 T radeon_dummy_page_fini
-ffffffff81b1b3a0 T radeon_atombios_init
-ffffffff81b1b530 t cail_reg_read
-ffffffff81b1b580 t cail_reg_write
-ffffffff81b1b5d0 t cail_ioreg_read
-ffffffff81b1b5f0 t cail_ioreg_write
-ffffffff81b1b610 t cail_mc_read
-ffffffff81b1b630 t cail_mc_write
-ffffffff81b1b650 t cail_pll_read
-ffffffff81b1b670 t cail_pll_write
-ffffffff81b1b690 T radeon_atombios_fini
-ffffffff81b1b720 T radeon_combios_init
-ffffffff81b1b760 T radeon_combios_fini
-ffffffff81b1b790 T radeon_device_init
-ffffffff81b1c350 T radeon_device_fini
-ffffffff81b1c430 T radeon_suspend_kms
-ffffffff81b1c740 T radeon_resume_kms
-ffffffff81b1c9a0 T radeon_gpu_reset
-ffffffff81b1cd60 T radeon_debugfs_add_files
-ffffffff81b1d000 T radeon_crtc_load_lut
-ffffffff81b1df10 T radeon_crtc_handle_vblank
-ffffffff81b1e050 T radeon_get_crtc_scanoutpos
-ffffffff81b1e6d0 T radeon_crtc_handle_flip
-ffffffff81b1e7d0 T radeon_compute_pll_avivo
-ffffffff81b1ed00 T radeon_compute_pll_legacy
-ffffffff81b1f3e0 T radeon_framebuffer_init
-ffffffff81b1f450 T radeon_update_display_priority
-ffffffff81b1f4b0 T radeon_modeset_init
-ffffffff81b1fbf0 T radeon_modeset_fini
-ffffffff81b1fd40 T radeon_crtc_scaling_mode_fixup
-ffffffff81b20090 t radeon_user_framebuffer_create
-ffffffff81b201c0 t radeon_crtc_gamma_set
-ffffffff81b20200 t radeon_crtc_destroy
-ffffffff81b20240 t radeon_crtc_set_config
-ffffffff81b20300 t radeon_crtc_page_flip_target
-ffffffff81b20770 t radeon_flip_work_func
-ffffffff81b209e0 t radeon_unpin_work_func
-ffffffff81b20a60 t radeon_bo_reserve
-ffffffff81b20c10 t radeon_bo_unreserve
-ffffffff81b21000 T radeon_dp_aux_transfer_native
-ffffffff81b22000 T radeon_dp_mst_prepare_pll
-ffffffff81b22100 T radeon_dp_mst_init
-ffffffff81b22170 T radeon_dp_mst_probe
-ffffffff81b22230 T radeon_dp_mst_check_status
-ffffffff81b22380 T radeon_mst_debugfs_init
-ffffffff81b223b0 t radeon_dp_add_mst_connector
-ffffffff81b225a0 t radeon_dp_register_mst_connector
-ffffffff81b225d0 t radeon_dp_destroy_mst_connector
-ffffffff81b22620 t radeon_dp_mst_hotplug
-ffffffff81b22640 t radeon_dp_mst_detect
-ffffffff81b22660 t radeon_dp_mst_connector_destroy
-ffffffff81b226b0 t radeon_dp_mst_get_modes
-ffffffff81b22730 t radeon_dp_mst_mode_valid
-ffffffff81b22770 t radeon_mst_best_encoder
-ffffffff81b227a0 t radeon_dp_mst_encoder_destroy
-ffffffff81b227d0 t radeon_mst_encoder_dpms
-ffffffff81b22cf0 t radeon_mst_mode_fixup
-ffffffff81b22d90 t radeon_mst_encoder_prepare
-ffffffff81b22ea0 t radeon_mst_encoder_commit
-ffffffff81b22eb0 t radeon_mst_encoder_mode_set
-ffffffff81b22ee0 t radeon_dp_mst_set_be_cntl
-ffffffff81b230c0 t radeon_dp_mst_update_stream_attribs
-ffffffff81b23270 t radeon_dp_mst_set_stream_attrib
-ffffffff81b24000 t radeon_get_crtc_scanout_position
-ffffffff81b25000 T radeon_setup_encoder_clones
-ffffffff81b250b0 T radeon_get_encoder_enum
-ffffffff81b25230 T radeon_link_encoder_connector
-ffffffff81b25370 T radeon_encoder_set_active_device
-ffffffff81b253d0 T radeon_get_connector_for_encoder
-ffffffff81b25480 T radeon_get_connector_for_encoder_init
-ffffffff81b25500 T radeon_get_external_encoder
-ffffffff81b25580 T radeon_encoder_get_dp_bridge_encoder_id
-ffffffff81b25610 T radeon_panel_mode_fixup
-ffffffff81b257d0 T radeon_dig_monitor_is_duallink
-ffffffff81b25950 T radeon_encoder_is_digital
-ffffffff81b26000 T radeon_align_pitch
-ffffffff81b26080 T radeon_fbdev_init
-ffffffff81b261f0 T radeondrm_burner_cb
-ffffffff81b26210 T radeon_fbdev_fini
-ffffffff81b26280 T radeon_fbdev_set_suspend
-ffffffff81b262b0 T radeon_fbdev_robj_is_fb
-ffffffff81b26300 T radeon_fb_add_connector
-ffffffff81b26340 T radeon_fb_remove_connector
-ffffffff81b26380 T radeondrm_burner
-ffffffff81b26400 t radeonfb_create
-ffffffff81b26760 t radeon_bo_reserve
-ffffffff81b26910 t radeon_bo_unreserve
-ffffffff81b27000 T radeon_fence_emit
-ffffffff81b27140 T radeon_fence_process
-ffffffff81b271f0 t radeon_fence_activity
-ffffffff81b273c0 T radeon_fence_signaled
-ffffffff81b27540 T radeon_fence_wait_timeout
-ffffffff81b27710 t radeon_fence_wait_seq_timeout
-ffffffff81b27b40 T radeon_fence_wait
-ffffffff81b27b80 T radeon_fence_wait_any
-ffffffff81b27cd0 T radeon_fence_wait_next
-ffffffff81b27d90 T radeon_fence_wait_empty
-ffffffff81b27ea0 T radeon_fence_ref
-ffffffff81b27ed0 T radeon_fence_unref
-ffffffff81b27f40 T radeon_fence_count_emitted
-ffffffff81b28020 T radeon_fence_need_sync
-ffffffff81b28070 T radeon_fence_note_sync
-ffffffff81b28240 T radeon_fence_driver_start_ring
-ffffffff81b28440 T radeon_fence_driver_init
-ffffffff81b28580 T radeon_debugfs_fence_init
-ffffffff81b285b0 T radeon_fence_driver_fini
-ffffffff81b287a0 T radeon_fence_driver_force_completion
-ffffffff81b28890 t radeon_fence_get_driver_name
-ffffffff81b288c0 t radeon_fence_get_timeline_name
-ffffffff81b28950 t radeon_fence_enable_signaling
-ffffffff81b28b40 t radeon_fence_is_signaled
-ffffffff81b28c70 t radeon_fence_default_wait
-ffffffff81b28f70 t radeon_fence_any_seq_signaled
-ffffffff81b290b0 t radeon_fence_check_lockup
-ffffffff81b29300 t __delayed_work_tick
-ffffffff81b29320 t radeon_fence_check_signaled
-ffffffff81b29450 t radeon_fence_wait_cb
-ffffffff81b2a000 T radeon_gart_table_ram_alloc
-ffffffff81b2a0c0 T radeon_gart_table_ram_free
-ffffffff81b2a120 T radeon_gart_table_vram_alloc
-ffffffff81b2a190 T radeon_gart_table_vram_pin
-ffffffff81b2a2d0 t radeon_bo_reserve
-ffffffff81b2a480 t radeon_bo_unreserve
-ffffffff81b2a570 T radeon_gart_table_vram_unpin
-ffffffff81b2a5f0 T radeon_gart_table_vram_free
-ffffffff81b2a630 T radeon_gart_unbind
-ffffffff81b2a760 T radeon_gart_bind
-ffffffff81b2a880 T radeon_gart_init
-ffffffff81b2a9a0 T radeon_gart_fini
-ffffffff81b2b000 T radeon_gem_object_free
-ffffffff81b2b050 T radeon_gem_object_create
-ffffffff81b2b1f0 T radeon_gem_init
-ffffffff81b2b230 T radeon_gem_fini
-ffffffff81b2b240 T radeon_gem_object_open
-ffffffff81b2b2e0 t radeon_bo_reserve
-ffffffff81b2b520 t radeon_bo_unreserve
-ffffffff81b2b610 T radeon_gem_object_close
-ffffffff81b2b700 T radeon_gem_info_ioctl
-ffffffff81b2b770 T radeon_gem_pread_ioctl
-ffffffff81b2b7c0 T radeon_gem_pwrite_ioctl
-ffffffff81b2b810 T radeon_gem_create_ioctl
-ffffffff81b2b910 T radeon_gem_userptr_ioctl
-ffffffff81b2b940 T radeon_gem_set_domain_ioctl
-ffffffff81b2ba80 T radeon_mode_dumb_mmap
-ffffffff81b2bb10 T radeon_gem_mmap_ioctl
-ffffffff81b2bba0 T radeon_gem_busy_ioctl
-ffffffff81b2bc40 T radeon_gem_wait_idle_ioctl
-ffffffff81b2bd30 T radeon_gem_set_tiling_ioctl
-ffffffff81b2bdb0 T radeon_gem_get_tiling_ioctl
-ffffffff81b2be50 T radeon_gem_va_ioctl
-ffffffff81b2c200 T radeon_gem_op_ioctl
-ffffffff81b2c2e0 T radeon_mode_dumb_create
-ffffffff81b2c3c0 T radeon_gem_debugfs_init
-ffffffff81b2d000 T radeon_ddc_probe
-ffffffff81b2d0c0 T radeon_router_select_ddc_port
-ffffffff81b2d240 T radeon_bb_set_bits
-ffffffff81b2d3b0 T radeon_bb_set_dir
-ffffffff81b2d3e0 T radeon_bb_read_bits
-ffffffff81b2d4d0 T radeon_acquire_bus
-ffffffff81b2da10 T radeon_release_bus
-ffffffff81b2dbd0 T radeon_send_start
-ffffffff81b2dbf0 T radeon_send_stop
-ffffffff81b2dc10 T radeon_initiate_xfer
-ffffffff81b2dc30 T radeon_read_byte
-ffffffff81b2dc50 T radeon_write_byte
-ffffffff81b2dc70 T radeon_i2c_create
-ffffffff81b2de80 T radeon_i2c_destroy
-ffffffff81b2dee0 T radeon_i2c_init
-ffffffff81b2df00 T radeon_i2c_fini
-ffffffff81b2df90 T radeon_i2c_add
-ffffffff81b2e140 T radeon_i2c_lookup
-ffffffff81b2e300 T radeon_i2c_get_byte
-ffffffff81b2e380 T radeon_i2c_put_byte
-ffffffff81b2e3f0 T radeon_router_select_cd_port
-ffffffff81b2e570 t radeon_hw_i2c_xfer
-ffffffff81b2f410 t radeon_hw_i2c_func
-ffffffff81b2f440 t r100_hw_i2c_xfer
-ffffffff81b2fc80 t radeon_get_i2c_prescale
-ffffffff81b30000 T radeon_ib_get
-ffffffff81b30100 T radeon_ib_free
-ffffffff81b30150 T radeon_ib_schedule
-ffffffff81b303e0 T radeon_ib_pool_init
-ffffffff81b30470 T radeon_ib_pool_fini
-ffffffff81b304e0 T radeon_ib_ring_tests
-ffffffff81b31000 T radeon_driver_irq_handler_kms
-ffffffff81b31050 T radeon_driver_irq_preinstall_kms
-ffffffff81b31140 T radeon_driver_irq_postinstall_kms
-ffffffff81b31190 T radeon_driver_irq_uninstall_kms
-ffffffff81b312a0 T radeon_msi_ok
-ffffffff81b313a0 T radeon_irq_kms_init
-ffffffff81b314d0 t radeon_hotplug_work_func
-ffffffff81b31570 t radeon_dp_work_func
-ffffffff81b315e0 T radeon_irq_kms_fini
-ffffffff81b31640 T radeon_irq_kms_sw_irq_get
-ffffffff81b316e0 T radeon_irq_kms_sw_irq_get_delayed
-ffffffff81b31720 T radeon_irq_kms_sw_irq_put
-ffffffff81b317b0 T radeon_irq_kms_pflip_irq_get
-ffffffff81b31860 T radeon_irq_kms_pflip_irq_put
-ffffffff81b31900 T radeon_irq_kms_enable_afmt
-ffffffff81b31980 T radeon_irq_kms_disable_afmt
-ffffffff81b31a00 T radeon_irq_kms_enable_hpd
-ffffffff81b31ae0 T radeon_irq_kms_disable_hpd
-ffffffff81b31bc0 T radeon_irq_kms_set_irq_n_enabled
-ffffffff81b31ce0 t __delayed_work_tick
-ffffffff81b32000 T radeondrm_probe
-ffffffff81b32060 T radeondrm_attach_kms
-ffffffff81b32730 T radeondrm_detach_kms
-ffffffff81b327c0 T radeondrm_activate_kms
-ffffffff81b32870 T radeondrm_wsioctl
-ffffffff81b328e0 T radeondrm_wsmmap
-ffffffff81b32910 T radeondrm_alloc_screen
-ffffffff81b32940 T radeondrm_free_screen
-ffffffff81b32950 T radeondrm_show_screen
-ffffffff81b329d0 T radeondrm_enter_ddb
-ffffffff81b32a30 T radeondrm_doswitch
-ffffffff81b32b30 T radeondrm_attachhook
-ffffffff81b32e40 T radeondrm_forcedetach
-ffffffff81b32ef0 T radeon_driver_lastclose_kms
-ffffffff81b32f00 T radeon_driver_open_kms
-ffffffff81b33030 t radeon_bo_reserve
-ffffffff81b331e0 T radeon_driver_postclose_kms
-ffffffff81b333f0 T radeon_get_vblank_counter_kms
-ffffffff81b33580 T radeon_enable_vblank_kms
-ffffffff81b33620 T radeon_disable_vblank_kms
-ffffffff81b336b0 t radeon_info_ioctl
-ffffffff81b35000 T radeon_crtc_set_base
-ffffffff81b35020 T radeon_crtc_do_set_base
-ffffffff81b35610 T radeon_crtc_set_base_atomic
-ffffffff81b35630 t radeon_bo_reserve
-ffffffff81b357e0 t radeon_bo_unreserve
-ffffffff81b358d0 T radeon_legacy_init_crtc
-ffffffff81b35910 t radeon_crtc_dpms
-ffffffff81b35ba0 t radeon_crtc_prepare
-ffffffff81b35c10 t radeon_crtc_commit
-ffffffff81b35c80 t radeon_crtc_mode_fixup
-ffffffff81b35c90 t radeon_crtc_mode_set
-ffffffff81b372a0 t radeon_crtc_disable
-ffffffff81b38000 T radeon_legacy_get_backlight_level
-ffffffff81b38060 T radeon_legacy_set_backlight_level
-ffffffff81b380b0 t radeon_legacy_lvds_update
-ffffffff81b384c0 T radeon_legacy_backlight_init
-ffffffff81b38690 t radeon_legacy_backlight_get_brightness
-ffffffff81b38700 T radeon_add_legacy_encoder
-ffffffff81b38a80 t radeon_legacy_backlight_update_status
-ffffffff81b38b20 t radeon_lvds_enc_destroy
-ffffffff81b38ba0 t radeon_legacy_lvds_dpms
-ffffffff81b38bc0 t radeon_legacy_mode_fixup
-ffffffff81b38c20 t radeon_legacy_lvds_prepare
-ffffffff81b38c90 t radeon_legacy_lvds_commit
-ffffffff81b38cf0 t radeon_legacy_lvds_mode_set
-ffffffff81b38f10 t radeon_legacy_encoder_disable
-ffffffff81b38f60 t radeon_legacy_tmds_int_dpms
-ffffffff81b39020 t radeon_legacy_tmds_int_prepare
-ffffffff81b390e0 t radeon_legacy_tmds_int_commit
-ffffffff81b391a0 t radeon_legacy_tmds_int_mode_set
-ffffffff81b39430 t radeon_legacy_primary_dac_dpms
-ffffffff81b395b0 t radeon_legacy_primary_dac_prepare
-ffffffff81b39600 t radeon_legacy_primary_dac_commit
-ffffffff81b39650 t radeon_legacy_primary_dac_mode_set
-ffffffff81b39870 t radeon_legacy_primary_dac_detect
-ffffffff81b39b40 t radeon_legacy_tv_dac_dpms
-ffffffff81b39da0 t radeon_legacy_tv_dac_prepare
-ffffffff81b39df0 t radeon_legacy_tv_dac_commit
-ffffffff81b39e40 t radeon_legacy_tv_dac_mode_set
-ffffffff81b3a330 t radeon_legacy_tv_dac_detect
-ffffffff81b3b410 t radeon_ext_tmds_enc_destroy
-ffffffff81b3b450 t radeon_legacy_tmds_ext_dpms
-ffffffff81b3b520 t radeon_legacy_tmds_ext_prepare
-ffffffff81b3b5d0 t radeon_legacy_tmds_ext_commit
-ffffffff81b3b680 t radeon_legacy_tmds_ext_mode_set
-ffffffff81b3c000 T radeon_legacy_tv_mode_set
-ffffffff81b3cfa0 t radeon_wait_pll_lock
-ffffffff81b3d150 T radeon_legacy_tv_adjust_crtc_reg
-ffffffff81b3d260 T radeon_legacy_tv_adjust_pll1
-ffffffff81b3d350 T radeon_legacy_tv_adjust_pll2
-ffffffff81b3e000 T radeon_ttm_bo_is_radeon_bo
-ffffffff81b3e030 t radeon_ttm_bo_destroy
-ffffffff81b3e170 T radeon_ttm_placement_from_domain
-ffffffff81b3e350 T radeon_bo_create
-ffffffff81b3e540 T radeon_bo_kmap
-ffffffff81b3e600 T radeon_bo_check_tiling
-ffffffff81b3e6d0 T radeon_bo_kunmap
-ffffffff81b3e750 T radeon_bo_ref
-ffffffff81b3e790 T radeon_bo_unref
-ffffffff81b3e7e0 T radeon_bo_pin_restricted
-ffffffff81b3ea70 T radeon_bo_pin
-ffffffff81b3ea90 T radeon_bo_unpin
-ffffffff81b3ec00 T radeon_bo_evict_vram
-ffffffff81b3ec20 T radeon_bo_force_delete
-ffffffff81b3ed70 T radeon_bo_init
-ffffffff81b3ee10 T radeon_bo_fini
-ffffffff81b3ee50 T radeon_bo_list_validate
-ffffffff81b3f0e0 T radeon_bo_get_surface_reg
-ffffffff81b3f360 T radeon_bo_set_tiling_flags
-ffffffff81b3f4a0 T radeon_bo_get_tiling_flags
-ffffffff81b3f4e0 T radeon_bo_move_notify
-ffffffff81b3f610 T radeon_bo_fault_reserve_notify
-ffffffff81b3f8f0 T radeon_bo_wait
-ffffffff81b3f980 t ttm_bo_reserve
-ffffffff81b3fb50 t ttm_bo_unreserve
-ffffffff81b3fc30 T radeon_bo_fence
-ffffffff81b40000 T radeon_pm_get_type_index
-ffffffff81b40070 T radeon_pm_acpi_event_handler
-ffffffff81b40260 t radeon_pm_set_clocks
-ffffffff81b40af0 T radeon_dpm_enable_uvd
-ffffffff81b40bb0 T radeon_pm_compute_clocks
-ffffffff81b41650 T radeon_dpm_enable_vce
-ffffffff81b416b0 T radeon_pm_suspend
-ffffffff81b417a0 T radeon_pm_resume
-ffffffff81b41a90 T radeon_pm_init
-ffffffff81b41fb0 T radeon_pm_late_init
-ffffffff81b42060 T radeon_pm_fini
-ffffffff81b42190 t radeon_dpm_thermal_work_handler
-ffffffff81b42250 t radeon_dynpm_idle_work_handler
-ffffffff81b42530 t __delayed_work_tick
-ffffffff81b43000 T radeon_gem_prime_res_obj
-ffffffff81b43030 T radeon_gem_prime_export
-ffffffff81b44000 T radeon_ring_supports_scratch_reg
-ffffffff81b44030 T radeon_ring_free_size
-ffffffff81b440d0 T radeon_ring_lockup_update
-ffffffff81b44130 T radeon_ring_alloc
-ffffffff81b442b0 T radeon_ring_lock
-ffffffff81b44330 T radeon_ring_commit
-ffffffff81b44430 T radeon_ring_unlock_commit
-ffffffff81b44460 T radeon_ring_undo
-ffffffff81b44490 T radeon_ring_unlock_undo
-ffffffff81b444b0 T radeon_ring_test_lockup
-ffffffff81b445c0 T radeon_ring_backup
-ffffffff81b44790 T radeon_ring_restore
-ffffffff81b44930 T radeon_ring_init
-ffffffff81b44b10 t radeon_bo_reserve
-ffffffff81b44cc0 t radeon_bo_unreserve
-ffffffff81b44db0 T radeon_ring_fini
-ffffffff81b45000 T radeon_sa_bo_manager_init
-ffffffff81b451a0 T radeon_sa_bo_manager_fini
-ffffffff81b45380 T radeon_sa_bo_manager_start
-ffffffff81b454b0 t radeon_bo_reserve
-ffffffff81b45660 t radeon_bo_unreserve
-ffffffff81b45750 T radeon_sa_bo_manager_suspend
-ffffffff81b457f0 T radeon_sa_bo_new
-ffffffff81b46060 T radeon_sa_bo_free
-ffffffff81b47000 T radeon_semaphore_create
-ffffffff81b470e0 T radeon_semaphore_emit_signal
-ffffffff81b47170 T radeon_semaphore_emit_wait
-ffffffff81b47200 T radeon_semaphore_free
-ffffffff81b48000 T radeon_sync_create
-ffffffff81b48090 T radeon_sync_fence
-ffffffff81b48140 T radeon_sync_resv
-ffffffff81b48350 T radeon_sync_rings
-ffffffff81b48530 T radeon_sync_free
-ffffffff81b49000 T radeon_test_moves
-ffffffff81b49070 t radeon_do_test_moves
-ffffffff81b49600 T radeon_test_ring_sync
-ffffffff81b498c0 t radeon_test_create_and_emit_fence
-ffffffff81b49a30 T radeon_test_syncing
-ffffffff81b49c10 t radeon_test_ring_sync2
-ffffffff81b49f70 t radeon_bo_reserve
-ffffffff81b4a120 t radeon_bo_unreserve
-ffffffff81b4b000 T radeon_ttm_tt_set_userptr
-ffffffff81b4b050 T radeon_ttm_tt_has_userptr
-ffffffff81b4b0a0 T radeon_ttm_tt_is_readonly
-ffffffff81b4b0e0 T radeon_ttm_init
-ffffffff81b4b390 T radeon_ttm_set_active_vram_size
-ffffffff81b4b3d0 t radeon_bo_reserve
-ffffffff81b4b580 t radeon_bo_unreserve
-ffffffff81b4b670 T radeon_ttm_fini
-ffffffff81b4b750 T radeon_mmap
-ffffffff81b4b7f0 t radeon_ttm_fault
-ffffffff81b4b8b0 t radeon_ttm_backend_bind
-ffffffff81b4b990 t radeon_ttm_backend_unbind
-ffffffff81b4b9f0 t radeon_ttm_backend_destroy
-ffffffff81b4ba20 t radeon_ttm_mem_global_init
-ffffffff81b4ba30 t radeon_ttm_mem_global_release
-ffffffff81b4ba40 t radeon_ttm_tt_create
-ffffffff81b4bb20 t radeon_ttm_tt_populate
-ffffffff81b4bbf0 t radeon_ttm_tt_unpopulate
-ffffffff81b4bc90 t radeon_invalidate_caches
-ffffffff81b4bcc0 t radeon_init_mem_type
-ffffffff81b4bdd0 t radeon_evict_flags
-ffffffff81b4bf40 t radeon_bo_move
-ffffffff81b4c310 t radeon_verify_access
-ffffffff81b4c380 t radeon_ttm_io_mem_reserve
-ffffffff81b4c460 t radeon_ttm_io_mem_free
-ffffffff81b4c490 t radeon_move_blit
-ffffffff81b4d000 T radeon_ucode_print_mc_hdr
-ffffffff81b4d050 T radeon_ucode_print_smc_hdr
-ffffffff81b4d0a0 T radeon_ucode_print_gfx_hdr
-ffffffff81b4d0f0 T radeon_ucode_print_rlc_hdr
-ffffffff81b4d140 T radeon_ucode_print_sdma_hdr
-ffffffff81b4d190 T radeon_ucode_validate
-ffffffff81b4e000 T radeon_uvd_init
-ffffffff81b4e4d0 t radeon_uvd_idle_work_handler
-ffffffff81b4e6a0 t radeon_bo_reserve
-ffffffff81b4e8e0 t radeon_bo_unreserve
-ffffffff81b4e9d0 T radeon_uvd_fini
-ffffffff81b4ea90 T radeon_uvd_suspend
-ffffffff81b4ec60 T radeon_uvd_note_usage
-ffffffff81b4eea0 T radeon_uvd_get_destroy_msg
-ffffffff81b4efb0 T radeon_uvd_resume
-ffffffff81b4f040 T radeon_uvd_force_into_uvd_segment
-ffffffff81b4f0e0 T radeon_uvd_free_handles
-ffffffff81b4f2a0 T radeon_uvd_cs_parse
-ffffffff81b4fa30 T radeon_uvd_get_create_msg
-ffffffff81b4fb80 t radeon_uvd_send_msg
-ffffffff81b4fd20 T radeon_uvd_calc_upll_dividers
-ffffffff81b4fec0 T radeon_uvd_send_upll_ctlreq
-ffffffff81b50290 t __delayed_work_tick
-ffffffff81b51000 T radeon_vce_init
-ffffffff81b515c0 t radeon_vce_idle_work_handler
-ffffffff81b51690 t radeon_bo_reserve
-ffffffff81b51840 t radeon_bo_unreserve
-ffffffff81b51930 T radeon_vce_fini
-ffffffff81b519b0 T radeon_vce_suspend
-ffffffff81b51a90 T radeon_vce_resume
-ffffffff81b51be0 T radeon_vce_note_usage
-ffffffff81b51cf0 T radeon_vce_free_handles
-ffffffff81b51db0 T radeon_vce_get_destroy_msg
-ffffffff81b52050 T radeon_vce_get_create_msg
-ffffffff81b52410 T radeon_vce_cs_reloc
-ffffffff81b52520 T radeon_vce_cs_parse
-ffffffff81b52d10 T radeon_vce_semaphore_emit
-ffffffff81b52ed0 T radeon_vce_ib_execute
-ffffffff81b53060 T radeon_vce_fence_emit
-ffffffff81b53290 T radeon_vce_ring_test
-ffffffff81b533e0 T radeon_vce_ib_test
-ffffffff81b53500 t __delayed_work_tick
-ffffffff81b54000 T radeon_vm_manager_init
-ffffffff81b54060 T radeon_vm_manager_fini
-ffffffff81b54180 T radeon_vm_get_bos
-ffffffff81b542b0 T radeon_vm_grab_id
-ffffffff81b54430 T radeon_vm_flush
-ffffffff81b54570 T radeon_vm_fence
-ffffffff81b54620 T radeon_vm_bo_find
-ffffffff81b54680 T radeon_vm_bo_add
-ffffffff81b54760 T radeon_vm_bo_set_addr
-ffffffff81b54b10 t radeon_bo_unreserve
-ffffffff81b54c00 t radeon_vm_clear_bo
-ffffffff81b54de0 T radeon_vm_map_gart
-ffffffff81b54e20 T radeon_vm_update_page_directory
-ffffffff81b55110 T radeon_vm_bo_update
-ffffffff81b55780 T radeon_vm_clear_freed
-ffffffff81b55860 T radeon_vm_clear_invalids
-ffffffff81b55900 T radeon_vm_bo_rmv
-ffffffff81b559d0 T radeon_vm_bo_invalidate
-ffffffff81b55a80 T radeon_vm_init
-ffffffff81b55ce0 T radeon_vm_fini
-ffffffff81b56030 t radeon_bo_reserve
-ffffffff81b561e0 t radeon_vm_frag_ptes
-ffffffff81b57000 T rs400_gart_adjust_size
-ffffffff81b570c0 T rs400_gart_tlb_flush
-ffffffff81b57140 T rs400_gart_init
-ffffffff81b57230 T rs400_gart_enable
-ffffffff81b575b0 T rs400_gart_disable
-ffffffff81b57610 T rs400_gart_fini
-ffffffff81b57680 T rs400_gart_get_page_entry
-ffffffff81b576e0 T rs400_gart_set_page
-ffffffff81b57710 T rs400_mc_wait_for_idle
-ffffffff81b577a0 T rs400_mc_rreg
-ffffffff81b57860 T rs400_mc_wreg
-ffffffff81b57910 T rs400_resume
-ffffffff81b57a70 t rs400_mc_program
-ffffffff81b57b80 t rs400_startup
-ffffffff81b57da0 T rs400_suspend
-ffffffff81b57e40 T rs400_fini
-ffffffff81b57f30 T rs400_init
-ffffffff81b59000 T avivo_wait_for_vblank
-ffffffff81b59300 T rs600_page_flip
-ffffffff81b59590 T rs600_page_flip_pending
-ffffffff81b59610 T avivo_program_fmt
-ffffffff81b59750 T rs600_pm_misc
-ffffffff81b59a60 T rs600_pm_prepare
-ffffffff81b59b80 T rs600_pm_finish
-ffffffff81b59ca0 T rs600_hpd_sense
-ffffffff81b59d20 T rs600_hpd_set_polarity
-ffffffff81b59e50 T rs600_hpd_init
-ffffffff81b59f50 T rs600_hpd_fini
-ffffffff81b5a020 T rs600_asic_reset
-ffffffff81b5a3f0 T rs600_gart_tlb_flush
-ffffffff81b5a4c0 T rs600_gart_get_page_entry
-ffffffff81b5a520 T rs600_gart_set_page
-ffffffff81b5a560 T rs600_irq_set
-ffffffff81b5a800 T rs600_irq_disable
-ffffffff81b5a8b0 t rs600_irq_ack
-ffffffff81b5ab30 T rs600_irq_process
-ffffffff81b5ae60 T rs600_get_vblank_counter
-ffffffff81b5aea0 T rs600_mc_wait_for_idle
-ffffffff81b5af30 T rs600_bandwidth_update
-ffffffff81b5b0a0 T rs600_mc_rreg
-ffffffff81b5b140 T rs600_mc_wreg
-ffffffff81b5b1d0 T rs600_set_safe_registers
-ffffffff81b5b210 T rs600_resume
-ffffffff81b5b370 t rs600_startup
-ffffffff81b5bbf0 T rs600_suspend
-ffffffff81b5bd30 T rs600_fini
-ffffffff81b5be30 T rs600_init
-ffffffff81b5d000 T rs690_mc_wait_for_idle
-ffffffff81b5d090 T rs690_pm_info
-ffffffff81b5d320 T rs690_line_buffer_adjust
-ffffffff81b5d450 T rs690_bandwidth_update
-ffffffff81b5d7f0 t rs690_crtc_bandwidth_compute
-ffffffff81b5dbe0 t rs690_compute_mode_priority
-ffffffff81b5dfd0 T rs690_mc_rreg
-ffffffff81b5e090 T rs690_mc_wreg
-ffffffff81b5e140 T rs690_resume
-ffffffff81b5e250 t rs690_startup
-ffffffff81b5e560 T rs690_suspend
-ffffffff81b5e5c0 T rs690_fini
-ffffffff81b5e660 T rs690_init
-ffffffff81b5f000 T rs780_dpm_enable
-ffffffff81b5ff70 T rs780_dpm_disable
-ffffffff81b60090 T rs780_dpm_set_power_state
-ffffffff81b60500 t rs780_force_voltage
-ffffffff81b606e0 t rs780_enable_voltage_scaling
-ffffffff81b60950 T rs780_dpm_setup_asic
-ffffffff81b60980 T rs780_dpm_display_configuration_changed
-ffffffff81b60b10 T rs780_dpm_init
-ffffffff81b61070 T rs780_dpm_print_power_state
-ffffffff81b61100 T rs780_dpm_fini
-ffffffff81b61190 T rs780_dpm_get_sclk
-ffffffff81b611d0 T rs780_dpm_get_mclk
-ffffffff81b61200 T rs780_dpm_debugfs_print_current_performance_level
-ffffffff81b61250 T rs780_dpm_get_current_sclk
-ffffffff81b61300 T rs780_dpm_get_current_mclk
-ffffffff81b61330 T rs780_dpm_force_performance_level
-ffffffff81b615c0 t rs780_force_fbdiv
-ffffffff81b62000 T rv515_debugfs
-ffffffff81b62050 T rv515_ring_start
-ffffffff81b62b80 T rv515_mc_wait_for_idle
-ffffffff81b62c10 T rv515_vga_render_disable
-ffffffff81b62c70 T rv515_mc_rreg
-ffffffff81b62d30 T rv515_mc_wreg
-ffffffff81b62de0 T rv515_mc_stop
-ffffffff81b63450 T rv515_mc_resume
-ffffffff81b63b20 T rv515_clock_startup
-ffffffff81b63bf0 T rv515_resume
-ffffffff81b63e80 t rv515_startup
-ffffffff81b643b0 T rv515_suspend
-ffffffff81b64410 T rv515_set_safe_registers
-ffffffff81b64450 T rv515_fini
-ffffffff81b644f0 T rv515_init
-ffffffff81b64820 T atom_rv515_force_tv_scaler
-ffffffff81b68390 T rv515_bandwidth_avivo_update
-ffffffff81b68540 t rv515_crtc_bandwidth_compute
-ffffffff81b68890 t rv515_compute_mode_priority
-ffffffff81b68ca0 T rv515_bandwidth_update
-ffffffff81b69000 T rv6xx_dpm_enable
-ffffffff81b69920 t rv6xx_calculate_stepping_parameters
-ffffffff81b69af0 t rv6xx_program_stepping_parameters_except_lowest_entry
-ffffffff81b6a230 t rv6xx_program_stepping_parameters_lowest_entry
-ffffffff81b6a330 T rv6xx_dpm_disable
-ffffffff81b6a7b0 T rv6xx_dpm_set_power_state
-ffffffff81b6b310 T rv6xx_setup_asic
-ffffffff81b6b450 T rv6xx_dpm_display_configuration_changed
-ffffffff81b6b4f0 T rv6xx_dpm_init
-ffffffff81b6ba50 T rv6xx_dpm_print_power_state
-ffffffff81b6bb00 T rv6xx_dpm_debugfs_print_current_performance_level
-ffffffff81b6bb30 T rv6xx_dpm_get_current_sclk
-ffffffff81b6bbb0 T rv6xx_dpm_get_current_mclk
-ffffffff81b6bc30 T rv6xx_dpm_fini
-ffffffff81b6bcc0 T rv6xx_dpm_get_sclk
-ffffffff81b6bd00 T rv6xx_dpm_get_mclk
-ffffffff81b6bd40 T rv6xx_dpm_force_performance_level
-ffffffff81b6bee0 t rv6xx_generate_steps
-ffffffff81b6c200 t rv6xx_output_stepping
-ffffffff81b6c320 t rv6xx_program_mclk_stepping_entry
-ffffffff81b6c600 t rv6xx_program_engine_spread_spectrum
-ffffffff81b6c980 t rv6xx_step_sw_voltage
-ffffffff81b6d000 T rv730_populate_sclk_value
-ffffffff81b6d250 T rv730_populate_mclk_value
-ffffffff81b6d490 T rv730_read_clock_registers
-ffffffff81b6d650 T rv730_populate_smc_acpi_state
-ffffffff81b6d800 T rv730_populate_smc_initial_state
-ffffffff81b6d9c0 T rv730_program_memory_timing_parameters
-ffffffff81b6dc90 T rv730_start_dpm
-ffffffff81b6dd70 T rv730_stop_dpm
-ffffffff81b6de60 T rv730_program_dcodt
-ffffffff81b6df70 T rv730_get_odt_values
-ffffffff81b6f000 T rv740_get_decoded_reference_divider
-ffffffff81b6f0a0 T rv740_get_dll_speed
-ffffffff81b6f1b0 T rv740_populate_sclk_value
-ffffffff81b6f3b0 T rv740_populate_mclk_value
-ffffffff81b6f830 T rv740_read_clock_registers
-ffffffff81b6fa10 T rv740_populate_smc_acpi_state
-ffffffff81b6fc40 T rv740_enable_mclk_spread_spectrum
-ffffffff81b6fcb0 T rv740_get_mclk_frequency_ratio
-ffffffff81b70000 T rv770_set_uvd_clocks
-ffffffff81b70740 T rv770_get_xclk
-ffffffff81b707b0 T rv770_page_flip
-ffffffff81b70aa0 T rv770_page_flip_pending
-ffffffff81b70b20 T rv770_get_temp
-ffffffff81b70b90 T rv770_pm_misc
-ffffffff81b70c40 T r700_cp_stop
-ffffffff81b70ce0 T r700_cp_fini
-ffffffff81b70d80 T rv770_set_clk_bypass_mode
-ffffffff81b70ee0 T r700_vram_gtt_location
-ffffffff81b71070 T rv770_resume
-ffffffff81b71100 t rv770_init_golden_registers
-ffffffff81b71290 t rv770_startup
-ffffffff81b73b20 T rv770_suspend
-ffffffff81b73c00 t rv770_pcie_gart_disable
-ffffffff81b73e40 T rv770_init
-ffffffff81b74300 T rv770_fini
-ffffffff81b75000 T rv770_copy_dma
-ffffffff81b76000 T rv770_get_ps
-ffffffff81b76030 T rv770_get_pi
-ffffffff81b76060 T evergreen_get_pi
-ffffffff81b76090 T rv770_restore_cgcg
-ffffffff81b76160 T rv770_stop_dpm
-ffffffff81b76250 T rv770_dpm_enabled
-ffffffff81b762a0 T rv770_enable_thermal_protection
-ffffffff81b76310 T rv770_enable_acpi_pm
-ffffffff81b76370 T rv770_get_seq_value
-ffffffff81b763a0 T rv770_write_smc_soft_register
-ffffffff81b763d0 T rv770_populate_smc_t
-ffffffff81b76570 T rv770_populate_smc_sp
-ffffffff81b765d0 T rv770_map_clkf_to_ibias
-ffffffff81b76630 T rv770_populate_vddc_value
-ffffffff81b766f0 T rv770_populate_mvdd_value
-ffffffff81b76740 T rv770_calculate_memory_refresh_rate
-ffffffff81b767e0 T rv770_enable_backbias
-ffffffff81b76850 T rv770_setup_bsp
-ffffffff81b76920 T rv770_program_git
-ffffffff81b76980 T rv770_program_tp
-ffffffff81b76a20 T rv770_program_tpp
-ffffffff81b76a50 T rv770_program_sstp
-ffffffff81b76a80 T rv770_program_engine_speed_parameters
-ffffffff81b76ae0 T rv770_program_vc
-ffffffff81b76b10 T rv770_clear_vc
-ffffffff81b76b40 T rv770_upload_firmware
-ffffffff81b76b80 T rv770_populate_initial_mvdd_value
-ffffffff81b76bd0 T rv770_get_memory_module_index
-ffffffff81b76c20 T rv770_enable_voltage_control
-ffffffff81b76c90 T rv770_halt_smc
-ffffffff81b76cf0 T rv770_resume_smc
-ffffffff81b76d40 T rv770_set_sw_state
-ffffffff81b76d80 T rv770_set_boot_state
-ffffffff81b76dd0 T rv770_set_uvd_clock_before_set_eng_clock
-ffffffff81b76e30 T rv770_set_uvd_clock_after_set_eng_clock
-ffffffff81b76ea0 T rv770_restrict_performance_levels_before_switch
-ffffffff81b76f00 T rv770_dpm_force_performance_level
-ffffffff81b76fc0 T r7xx_start_smc
-ffffffff81b76fe0 T r7xx_stop_smc
-ffffffff81b77000 T rv770_read_voltage_smio_registers
-ffffffff81b77060 T rv770_reset_smio_status
-ffffffff81b77190 T rv770_get_memory_type
-ffffffff81b771f0 T rv770_get_pcie_gen2_status
-ffffffff81b77260 T rv770_get_max_vddc
-ffffffff81b772c0 T rv770_program_response_times
-ffffffff81b77400 T rv770_enable_auto_throttle_source
-ffffffff81b77460 t rv770_set_dpm_event_sources
-ffffffff81b77570 T rv770_dpm_enable
-ffffffff81b78870 T rv770_dpm_late_enable
-ffffffff81b789d0 T rv770_dpm_disable
-ffffffff81b78ea0 T rv770_dpm_set_power_state
-ffffffff81b79540 T rv770_dpm_setup_asic
-ffffffff81b79980 T rv770_dpm_display_configuration_changed
-ffffffff81b79a20 T rv7xx_parse_power_table
-ffffffff81b79f50 T rv770_get_engine_memory_ss
-ffffffff81b79fe0 T rv770_dpm_init
-ffffffff81b7a210 T rv770_dpm_print_power_state
-ffffffff81b7a330 T rv770_dpm_debugfs_print_current_performance_level
-ffffffff81b7a360 T rv770_dpm_get_current_sclk
-ffffffff81b7a3e0 T rv770_dpm_get_current_mclk
-ffffffff81b7a460 T rv770_dpm_fini
-ffffffff81b7a4f0 T rv770_dpm_get_sclk
-ffffffff81b7a530 T rv770_dpm_get_mclk
-ffffffff81b7a570 T rv770_dpm_vblank_too_short
-ffffffff81b7a5d0 t rv770_convert_power_level_to_smc
-ffffffff81b7b000 T rv770_copy_bytes_to_smc
-ffffffff81b7b290 T rv770_start_smc
-ffffffff81b7b2f0 T rv770_reset_smc
-ffffffff81b7b350 T rv770_stop_smc_clock
-ffffffff81b7b3b0 T rv770_start_smc_clock
-ffffffff81b7b410 T rv770_is_smc_running
-ffffffff81b7b470 T rv770_send_msg_to_smc
-ffffffff81b7b5a0 T rv770_wait_for_smc_inactive
-ffffffff81b7b650 T rv770_load_smc_ucode
-ffffffff81b7b800 T rv770_read_smc_sram_dword
-ffffffff81b7b8d0 T rv770_write_smc_sram_dword
-ffffffff81b7c000 T si_get_allowed_info_register
-ffffffff81b7c0b0 T si_get_xclk
-ffffffff81b7c150 T si_get_temp
-ffffffff81b7c1b0 T si_mc_load_microcode
-ffffffff81b7c570 T dce6_bandwidth_update
-ffffffff81b7c9a0 t dce6_program_watermarks
-ffffffff81b7d4c0 T si_fence_ring_emit
-ffffffff81b7d930 T si_ring_ib_execute
-ffffffff81b7e100 T si_gpu_check_soft_reset
-ffffffff81b7e2f0 T si_asic_reset
-ffffffff81b7e810 t si_gpu_pci_config_reset
-ffffffff81b7ed30 T si_gfx_is_lockup
-ffffffff81b7ed90 T si_vram_gtt_location
-ffffffff81b7ee30 T si_pcie_gart_tlb_flush
-ffffffff81b7ee90 T si_ib_parse
-ffffffff81b7f550 T si_vm_init
-ffffffff81b7f590 T si_vm_fini
-ffffffff81b7f5c0 T si_vm_flush
-ffffffff81b7fc70 T si_init_uvd_internal_cg
-ffffffff81b7fce0 T si_get_csb_size
-ffffffff81b7fd70 T si_get_csb_buffer
-ffffffff81b7ff10 T si_rlc_reset
-ffffffff81b7ffc0 T si_irq_set
-ffffffff81b80520 t si_disable_interrupt_state
-ffffffff81b80950 T si_irq_process
-ffffffff81b81a40 t si_irq_ack
-ffffffff81b82260 T si_resume
-ffffffff81b822f0 t si_init_golden_registers
-ffffffff81b824b0 t si_startup
-ffffffff81b87880 T si_suspend
-ffffffff81b87bb0 t si_pcie_gart_disable
-ffffffff81b87d20 T si_init
-ffffffff81b891f0 t si_cp_fini
-ffffffff81b89300 t si_irq_fini
-ffffffff81b89420 T si_fini
-ffffffff81b89630 T si_get_gpu_clock_counter
-ffffffff81b89710 T si_set_uvd_clocks
-ffffffff81b89e70 T si_set_vce_clocks
-ffffffff81b8a410 t si_vce_send_vcepll_ctlreq
-ffffffff81b8a670 t dce6_latency_watermark
-ffffffff81b8a890 t si_rlc_stop
-ffffffff81b8aaa0 t si_vm_reg_valid
-ffffffff81b8ac00 t si_vm_packet3_cp_dma_check
-ffffffff81b8ad60 t si_update_cg
-ffffffff81b8b550 t si_enable_mgcg
-ffffffff81b8bae0 t si_enable_cgcg
-ffffffff81b8d000 T si_dma_is_lockup
-ffffffff81b8d080 T si_dma_vm_copy_pages
-ffffffff81b8d160 T si_dma_vm_write_pages
-ffffffff81b8d2e0 T si_dma_vm_set_pages
-ffffffff81b8d440 T si_dma_vm_flush
-ffffffff81b8d8d0 T si_copy_dma
-ffffffff81b8e000 T si_dpm_force_performance_level
-ffffffff81b8e1a0 T si_get_ddr3_mclk_frequency_ratio
-ffffffff81b8e1f0 T si_get_mclk_frequency_ratio
-ffffffff81b8e270 T si_trim_voltage_table_to_fit_state_table
-ffffffff81b8e390 T si_dpm_setup_asic
-ffffffff81b8e620 T si_fan_ctrl_get_fan_speed_percent
-ffffffff81b8e6e0 T si_fan_ctrl_set_fan_speed_percent
-ffffffff81b8e7e0 T si_fan_ctrl_set_mode
-ffffffff81b8eb20 T si_fan_ctrl_get_mode
-ffffffff81b8eb80 T si_dpm_enable
-ffffffff81b940a0 t si_populate_smc_tdp_limits
-ffffffff81b942a0 T si_dpm_late_enable
-ffffffff81b94460 T si_dpm_disable
-ffffffff81b94830 T si_dpm_pre_set_power_state
-ffffffff81b952e0 T si_dpm_set_power_state
-ffffffff81b96810 T si_dpm_post_set_power_state
-ffffffff81b96840 T si_dpm_display_configuration_changed
-ffffffff81b96960 T si_dpm_init
-ffffffff81b984d0 T si_dpm_fini
-ffffffff81b98570 T si_dpm_debugfs_print_current_performance_level
-ffffffff81b985b0 T si_dpm_get_current_sclk
-ffffffff81b98640 T si_dpm_get_current_mclk
-ffffffff81b986d0 t si_get_std_voltage_value
-ffffffff81b98800 t si_populate_memory_timing_parameters
-ffffffff81b98940 t si_convert_power_level_to_smc
-ffffffff81b991f0 t si_calculate_sclk_params
-ffffffff81b99410 t si_convert_mc_reg_table_to_smc
-ffffffff81b99560 t si_program_cac_config_registers
-ffffffff81b996d0 t si_set_dpm_event_sources
-ffffffff81b9a000 T si_copy_bytes_to_smc
-ffffffff81b9a330 T si_start_smc
-ffffffff81b9a370 T si_reset_smc
-ffffffff81b9a420 T si_program_jump_on_start
-ffffffff81b9a450 T si_stop_smc_clock
-ffffffff81b9a490 T si_start_smc_clock
-ffffffff81b9a4d0 T si_is_smc_running
-ffffffff81b9a530 T si_send_msg_to_smc
-ffffffff81b9a630 T si_wait_for_smc_inactive
-ffffffff81b9a6d0 T si_load_smc_ucode
-ffffffff81b9a8d0 T si_read_smc_sram_dword
-ffffffff81b9a9f0 T si_write_smc_sram_dword
-ffffffff81b9b000 T sumo_get_pi
-ffffffff81b9b030 T sumo_gfx_clockgating_initialize
-ffffffff81b9b140 T sumo_program_vc
-ffffffff81b9b170 T sumo_clear_vc
-ffffffff81b9b1a0 T sumo_program_sstp
-ffffffff81b9b230 T sumo_take_smu_control
-ffffffff81b9b260 T sumo_get_sleep_divider_from_id
-ffffffff81b9b290 T sumo_get_sleep_divider_id_from_clock
-ffffffff81b9b340 T sumo_dpm_enable
-ffffffff81b9bd50 T sumo_dpm_late_enable
-ffffffff81b9c460 T sumo_dpm_disable
-ffffffff81b9c960 T sumo_dpm_pre_set_power_state
-ffffffff81b9ce30 T sumo_dpm_set_power_state
-ffffffff81b9d990 T sumo_dpm_post_set_power_state
-ffffffff81b9da30 T sumo_dpm_setup_asic
-ffffffff81b9db80 T sumo_dpm_display_configuration_changed
-ffffffff81b9dbb0 T sumo_convert_vid2_to_vid7
-ffffffff81b9dc10 T sumo_construct_sclk_voltage_mapping_table
-ffffffff81b9dcd0 T sumo_construct_vid_mapping_table
-ffffffff81b9de50 T sumo_dpm_init
-ffffffff81b9e760 T sumo_dpm_print_power_state
-ffffffff81b9e870 T sumo_dpm_debugfs_print_current_performance_level
-ffffffff81b9e8a0 T sumo_dpm_get_current_sclk
-ffffffff81b9e930 T sumo_dpm_get_current_mclk
-ffffffff81b9e960 T sumo_dpm_fini
-ffffffff81b9e9f0 T sumo_dpm_get_sclk
-ffffffff81b9ea40 T sumo_dpm_get_mclk
-ffffffff81b9ea70 T sumo_dpm_force_performance_level
-ffffffff81b9eff0 t sumo_power_level_enable
-ffffffff81b9f1f0 t sumo_program_power_level
-ffffffff81b9f710 t sumo_setup_uvd_clocks
-ffffffff81ba0000 T sumo_initialize_m3_arb
-ffffffff81ba02b0 T sumo_smu_notify_alt_vddnb_change
-ffffffff81ba0340 t sumo_send_msg_to_smu
-ffffffff81ba0510 T sumo_smu_pg_init
-ffffffff81ba0530 T sumo_enable_boost_timer
-ffffffff81ba0670 T sumo_set_tdp_limit
-ffffffff81ba06f0 T sumo_boost_state_enable
-ffffffff81ba0730 T sumo_get_running_fw_version
-ffffffff81ba1000 T trinity_dpm_enable_bapm
-ffffffff81ba1070 T trinity_dpm_enable
-ffffffff81ba15d0 T trinity_dpm_late_enable
-ffffffff81ba1c10 T trinity_dpm_disable
-ffffffff81ba2140 T trinity_dpm_force_performance_level
-ffffffff81ba21f0 T trinity_dpm_pre_set_power_state
-ffffffff81ba27f0 T trinity_dpm_set_power_state
-ffffffff81ba2e60 T trinity_dpm_post_set_power_state
-ffffffff81ba2f00 T trinity_dpm_setup_asic
-ffffffff81ba2f60 T trinity_dpm_display_configuration_changed
-ffffffff81ba2ff0 T trinity_dpm_init
-ffffffff81ba3930 T trinity_dpm_print_power_state
-ffffffff81ba3a50 T trinity_dpm_debugfs_print_current_performance_level
-ffffffff81ba3b00 T trinity_dpm_get_current_sclk
-ffffffff81ba3b70 T trinity_dpm_get_current_mclk
-ffffffff81ba3ba0 T trinity_dpm_fini
-ffffffff81ba3c40 T trinity_dpm_get_sclk
-ffffffff81ba3c90 T trinity_dpm_get_mclk
-ffffffff81ba3cc0 t trinity_program_power_level
-ffffffff81ba4000 T trinity_dpm_bapm_enable
-ffffffff81ba41a0 T trinity_dpm_config
-ffffffff81ba42c0 T trinity_dpm_force_state
-ffffffff81ba43d0 T trinity_dpm_n_levels_disabled
-ffffffff81ba44e0 T trinity_uvd_dpm_config
-ffffffff81ba45e0 T trinity_dpm_no_forced_level
-ffffffff81ba46e0 T trinity_dce_enable_voltage_adjustment
-ffffffff81ba4880 T trinity_gfx_dynamic_mgpg_config
-ffffffff81ba4980 T trinity_acquire_mutex
-ffffffff81ba4a30 T trinity_release_mutex
-ffffffff81ba5000 T uvd_v1_0_get_rptr
-ffffffff81ba5030 T uvd_v1_0_get_wptr
-ffffffff81ba5060 T uvd_v1_0_set_wptr
-ffffffff81ba5090 T uvd_v1_0_fence_emit
-ffffffff81ba5480 T uvd_v1_0_resume
-ffffffff81ba5670 T uvd_v1_0_init
-ffffffff81ba5c40 T uvd_v1_0_start
-ffffffff81ba6640 T uvd_v1_0_fini
-ffffffff81ba6680 T uvd_v1_0_stop
-ffffffff81ba6870 T uvd_v1_0_ring_test
-ffffffff81ba6a50 T uvd_v1_0_semaphore_emit
-ffffffff81ba6a80 T uvd_v1_0_ib_execute
-ffffffff81ba6c10 T uvd_v1_0_ib_test
-ffffffff81ba7000 T uvd_v2_2_fence_emit
-ffffffff81ba7470 T uvd_v2_2_semaphore_emit
-ffffffff81ba7680 T uvd_v2_2_resume
-ffffffff81ba8000 T uvd_v3_1_semaphore_emit
-ffffffff81ba9000 T uvd_v4_2_resume
-ffffffff81baa000 T vce_v1_0_get_rptr
-ffffffff81baa080 T vce_v1_0_get_wptr
-ffffffff81baa100 T vce_v1_0_set_wptr
-ffffffff81baa180 T vce_v1_0_enable_mgcg
-ffffffff81baa4d0 T vce_v1_0_load_fw
-ffffffff81baa6a0 T vce_v1_0_bo_size
-ffffffff81baa710 T vce_v1_0_resume
-ffffffff81bab2b0 T vce_v1_0_start
-ffffffff81babc30 T vce_v1_0_init
-ffffffff81bac000 T vce_v2_0_enable_mgcg
-ffffffff81bac080 t vce_v2_0_set_dyn_cg
-ffffffff81bac2e0 T vce_v2_0_bo_size
-ffffffff81bac350 T vce_v2_0_resume
-ffffffff81bad000 t pp_early_init
-ffffffff81bad110 t pp_late_init
-ffffffff81bad240 t pp_sw_init
-ffffffff81bad260 t pp_sw_fini
-ffffffff81bad2f0 t pp_hw_init
-ffffffff81bad350 t pp_hw_fini
-ffffffff81bad390 t pp_late_fini
-ffffffff81bad3f0 t pp_suspend
-ffffffff81bad410 t pp_resume
-ffffffff81bad430 t pp_is_idle
-ffffffff81bad460 t pp_wait_for_idle
-ffffffff81bad490 t pp_sw_reset
-ffffffff81bad4c0 t pp_set_clockgating_state
-ffffffff81bad4f0 t pp_set_powergating_state
-ffffffff81bad520 t pp_dpm_set_fan_control_mode
-ffffffff81bad5b0 t pp_dpm_get_fan_control_mode
-ffffffff81bad640 t pp_dpm_set_fan_speed_percent
-ffffffff81bad6d0 t pp_dpm_get_fan_speed_percent
-ffffffff81bad760 t pp_dpm_force_clock_level
-ffffffff81bad810 t pp_dpm_print_clock_levels
-ffffffff81bad8c0 t pp_dpm_force_performance_level
-ffffffff81bad9e0 t pp_dpm_get_sclk_od
-ffffffff81bada70 t pp_dpm_set_sclk_od
-ffffffff81badb00 t pp_dpm_get_mclk_od
-ffffffff81badb90 t pp_dpm_set_mclk_od
-ffffffff81badc20 t pp_dpm_read_sensor
-ffffffff81badce0 t pp_dpm_get_performance_level
-ffffffff81badd50 t pp_dpm_get_current_power_state
-ffffffff81bade00 t pp_dpm_get_fan_speed_rpm
-ffffffff81bade90 t pp_dpm_get_pp_num_states
-ffffffff81bae010 t pp_dpm_get_pp_table
-ffffffff81bae090 t pp_dpm_set_pp_table
-ffffffff81bae200 t pp_dpm_switch_power_profile
-ffffffff81bae330 t pp_dpm_get_vce_clock_state
-ffffffff81bae380 t pp_dpm_dispatch_tasks
-ffffffff81bae410 t pp_dpm_load_fw
-ffffffff81bae440 t pp_dpm_fw_loading_complete
-ffffffff81bae470 t pp_set_powergating_by_smu
-ffffffff81bae5d0 t pp_set_clockgating_by_smu
-ffffffff81bae630 t pp_set_power_limit
-ffffffff81bae6e0 t pp_get_power_limit
-ffffffff81bae770 t pp_get_power_profile_mode
-ffffffff81bae7f0 t pp_set_power_profile_mode
-ffffffff81bae8a0 t pp_odn_edit_dpm_table
-ffffffff81bae8f0 t pp_dpm_get_sclk
-ffffffff81bae980 t pp_dpm_get_mclk
-ffffffff81baea10 t pp_display_configuration_change
-ffffffff81baea80 t pp_get_display_power_level
-ffffffff81baeb00 t pp_get_current_clocks
-ffffffff81baec40 t pp_get_clock_by_type
-ffffffff81baecd0 t pp_get_clock_by_type_with_latency
-ffffffff81baed60 t pp_get_clock_by_type_with_voltage
-ffffffff81baedf0 t pp_set_watermarks_for_clocks_ranges
-ffffffff81baee70 t pp_display_clock_voltage_request
-ffffffff81baeef0 t pp_get_display_mode_validation_clocks
-ffffffff81baef90 t pp_notify_smu_enable_pwe
-ffffffff81bb0000 T phm_setup_asic
-ffffffff81bb0050 T phm_power_down_asic
-ffffffff81bb00a0 T phm_set_power_state
-ffffffff81bb0110 T phm_enable_dynamic_state_management
-ffffffff81bb01a0 T phm_disable_dynamic_state_management
-ffffffff81bb0220 T phm_force_dpm_levels
-ffffffff81bb0270 T phm_apply_state_adjust_rules
-ffffffff81bb02c0 T phm_apply_clock_adjust_rules
-ffffffff81bb0310 T phm_powerdown_uvd
-ffffffff81bb0360 T phm_enable_clock_power_gatings
-ffffffff81bb03b0 T phm_disable_clock_power_gatings
-ffffffff81bb0400 T phm_pre_display_configuration_changed
-ffffffff81bb0460 T phm_display_configuration_changed
-ffffffff81bb04c0 T phm_notify_smc_display_config_after_ps_adjustment
-ffffffff81bb0520 T phm_stop_thermal_controller
-ffffffff81bb0570 T phm_register_irq_handlers
-ffffffff81bb05c0 T phm_start_thermal_controller
-ffffffff81bb0670 T phm_check_smc_update_required_for_display_configuration
-ffffffff81bb06c0 T phm_check_states_equal
-ffffffff81bb0710 T phm_store_dal_configuration_data
-ffffffff81bb08a0 T phm_get_dal_power_level
-ffffffff81bb08f0 T phm_set_cpu_power_state
-ffffffff81bb0940 T phm_get_performance_level
-ffffffff81bb0990 T phm_get_clock_info
-ffffffff81bb0af0 T phm_get_current_shallow_sleep_clocks
-ffffffff81bb0b40 T phm_get_clock_by_type
-ffffffff81bb0b90 T phm_get_clock_by_type_with_latency
-ffffffff81bb0be0 T phm_get_clock_by_type_with_voltage
-ffffffff81bb0c30 T phm_set_watermarks_for_clocks_ranges
-ffffffff81bb0c80 T phm_display_clock_voltage_request
-ffffffff81bb0cd0 T phm_get_max_high_clocks
-ffffffff81bb0d20 T phm_disable_smc_firmware_ctf
-ffffffff81bb1000 T hwmgr_early_init
-ffffffff81bb14c0 T hwmgr_sw_init
-ffffffff81bb1530 T hwmgr_sw_fini
-ffffffff81bb1580 T hwmgr_hw_init
-ffffffff81bb1750 T hwmgr_hw_fini
-ffffffff81bb1800 T hwmgr_suspend
-ffffffff81bb1870 T hwmgr_resume
-ffffffff81bb1940 T hwmgr_handle_task
-ffffffff81bb2000 T pp_override_get_default_fuse_value
-ffffffff81bb3000 T psm_init_power_state_table
-ffffffff81bb3240 T psm_fini_power_state_table
-ffffffff81bb3300 T psm_set_boot_states
-ffffffff81bb33d0 T psm_set_performance_states
-ffffffff81bb34a0 T psm_set_user_performance_state
-ffffffff81bb3530 T psm_adjust_power_state_dynamic
-ffffffff81bb4000 T atomctrl_initialize_mc_reg_table
-ffffffff81bb4220 T atomctrl_set_engine_dram_timings_rv770
-ffffffff81bb4280 T atomctrl_get_memory_pll_dividers_si
-ffffffff81bb4370 T atomctrl_get_memory_pll_dividers_vi
-ffffffff81bb43e0 T atomctrl_get_memory_pll_dividers_ai
-ffffffff81bb4490 T atomctrl_get_engine_pll_dividers_kong
-ffffffff81bb4510 T atomctrl_get_engine_pll_dividers_vi
-ffffffff81bb45d0 T atomctrl_get_engine_pll_dividers_ai
-ffffffff81bb46b0 T atomctrl_get_dfs_pll_dividers_vi
-ffffffff81bb4770 T atomctrl_get_reference_clock
-ffffffff81bb47d0 T atomctrl_is_voltage_controlled_by_gpio_v3
-ffffffff81bb4880 T atomctrl_get_voltage_table_v3
-ffffffff81bb49d0 T atomctrl_get_pp_assign_pin
-ffffffff81bb4ac0 T atomctrl_calculate_voltage_evv_on_sclk
-ffffffff81bb50c0 T atomctrl_get_voltage_evv_on_sclk
-ffffffff81bb5140 T atomctrl_get_voltage_evv
-ffffffff81bb51f0 T atomctrl_get_mpll_reference_clock
-ffffffff81bb5260 T atomctrl_get_memory_clock_spread_spectrum
-ffffffff81bb5280 t asic_internal_ss_get_ss_asignment
-ffffffff81bb5390 T atomctrl_get_engine_clock_spread_spectrum
-ffffffff81bb53b0 T atomctrl_read_efuse
-ffffffff81bb5440 T atomctrl_set_ac_timing_ai
-ffffffff81bb54a0 T atomctrl_get_voltage_evv_on_sclk_ai
-ffffffff81bb5510 T atomctrl_get_smc_sclk_range_table
-ffffffff81bb55d0 T atomctrl_get_avfs_information
-ffffffff81bb5750 T atomctrl_get_svi2_info
-ffffffff81bb5840 T atomctrl_get_leakage_id_from_efuse
-ffffffff81bb58a0 T atomctrl_get_leakage_vddc_base_on_leakage
-ffffffff81bb5a40 T atomctrl_get_voltage_range
-ffffffff81bb6000 T pp_atomfwctrl_is_voltage_controlled_by_gpio_v4
-ffffffff81bb60d0 T pp_atomfwctrl_get_voltage_table_v4
-ffffffff81bb6280 T pp_atomfwctrl_get_pp_assign_pin
-ffffffff81bb6360 T pp_atomfwctrl_enter_self_refresh
-ffffffff81bb6390 T pp_atomfwctrl_get_gpu_pll_dividers_vega10
-ffffffff81bb6430 T pp_atomfwctrl_get_avfs_information
-ffffffff81bb6760 T pp_atomfwctrl_get_gpio_information
-ffffffff81bb6800 T pp_atomfwctrl_get_clk_information_by_clkid
-ffffffff81bb6880 T pp_atomfwctrl_get_vbios_bootup_values
-ffffffff81bb6bb0 T pp_atomfwctrl_get_smc_dpm_information
-ffffffff81bb7000 T encode_pcie_lane_width
-ffffffff81bb7030 T decode_pcie_lane_width
-ffffffff81bb8000 t pp_tables_v1_0_initialize
-ffffffff81bb9360 t pp_tables_v1_0_uninitialize
-ffffffff81bb9500 T get_number_of_powerplay_table_entries_v1_0
-ffffffff81bb95b0 T get_powerplay_table_entry_v1_0
-ffffffff81bba000 T pp_tables_get_response_times
-ffffffff81bba0d0 T pp_tables_get_num_of_entries
-ffffffff81bba190 T pp_tables_get_entry
-ffffffff81bba4c0 t init_non_clock_fields
-ffffffff81bba630 t pp_tables_initialize
-ffffffff81bbba50 t pp_tables_uninitialize
-ffffffff81bbbc50 t get_number_of_vce_state_table_entries
-ffffffff81bbbd50 t get_vce_state_table_entry
-ffffffff81bbc000 T smu10_init_function_pointers
-ffffffff81bbc040 t smu10_hwmgr_backend_init
-ffffffff81bbc720 t smu10_hwmgr_backend_fini
-ffffffff81bbc850 t smu10_setup_asic_task
-ffffffff81bbc8b0 t smu10_get_power_state_size
-ffffffff81bbc8e0 t smu10_apply_state_adjust_rules
-ffffffff81bbc910 t smu10_dpm_force_dpm_level
-ffffffff81bbcbe0 t smu10_enable_dpm_tasks
-ffffffff81bbcc10 t smu10_disable_dpm_tasks
-ffffffff81bbcc40 t smu10_dpm_patch_boot_state
-ffffffff81bbcc70 t smu10_dpm_get_pp_table_entry
-ffffffff81bbccc0 t smu10_dpm_get_num_of_pp_table_entries
-ffffffff81bbcd10 t smu10_powergate_vcn
-ffffffff81bbcd70 t smu10_dpm_get_mclk
-ffffffff81bbcdc0 t smu10_dpm_get_sclk
-ffffffff81bbce10 t smu10_set_power_state_tasks
-ffffffff81bbce80 t smu10_set_cpu_power_state
-ffffffff81bbceb0 t smu10_store_cc6_data
-ffffffff81bbcf30 t smu10_get_dal_power_level
-ffffffff81bbcf60 t smu10_get_performance_level
-ffffffff81bbcff0 t smu10_get_current_shallow_sleep_clocks
-ffffffff81bbd050 t smu10_get_clock_by_type_with_latency
-ffffffff81bbd1a0 t smu10_get_clock_by_type_with_voltage
-ffffffff81bbd290 t smu10_set_watermarks_for_clocks_ranges
-ffffffff81bbd300 t smu10_display_clock_voltage_request
-ffffffff81bbd3a0 t smu10_get_max_high_clocks
-ffffffff81bbd3d0 t smu10_gfx_off_control
-ffffffff81bbd490 t smu10_power_off_asic
-ffffffff81bbd4e0 t smu10_force_clock_level
-ffffffff81bbd690 t smu10_print_clock_levels
-ffffffff81bbd6e0 t smu10_read_sensor
-ffffffff81bbd7a0 t smu10_set_active_display_count
-ffffffff81bbd7f0 t smu10_set_deep_sleep_dcefclk
-ffffffff81bbd860 t smu10_powergate_mmhub
-ffffffff81bbd880 t smu10_smus_notify_pwe
-ffffffff81bbd8a0 t smu10_dpm_get_pp_table_entry_callback
-ffffffff81bbe000 T smu7_powerdown_uvd
-ffffffff81bbe050 T smu7_disable_clock_power_gating
-ffffffff81bbe0e0 T smu7_powergate_uvd
-ffffffff81bbe1f0 T smu7_powergate_vce
-ffffffff81bbe2d0 T smu7_update_clock_gatings
-ffffffff81bbe670 T smu7_powergate_gfx
-ffffffff81bbf000 T smu7_disable_dpm_tasks
-ffffffff81bbf600 t smu7_avfs_control
-ffffffff81bbf6d0 T smu7_reset_asic_tasks
-ffffffff81bbf700 T smu7_get_sleep_divider_id_from_clock
-ffffffff81bbf7a0 T smu7_init_function_pointers
-ffffffff81bbf800 t smu7_set_dpm_event_sources
-ffffffff81bbf920 t smu7_copy_and_switch_arb_sets
-ffffffff81bbfb60 t smu7_hwmgr_backend_init
-ffffffff81bc18b0 t smu7_hwmgr_backend_fini
-ffffffff81bc1920 t smu7_setup_asic_task
-ffffffff81bc1c60 t smu7_get_power_state_size
-ffffffff81bc1c90 t smu7_apply_state_adjust_rules
-ffffffff81bc1f40 t smu7_force_dpm_level
-ffffffff81bc23b0 t smu7_enable_dpm_tasks
-ffffffff81bc45e0 t smu7_dpm_patch_boot_state
-ffffffff81bc4720 t smu7_get_pp_table_entry
-ffffffff81bc4b40 t smu7_get_number_of_powerplay_table_entries
-ffffffff81bc4ba0 t smu7_dpm_get_mclk
-ffffffff81bc4c30 t smu7_dpm_get_sclk
-ffffffff81bc4cc0 t smu7_set_power_state_tasks
-ffffffff81bc59f0 t smu7_notify_smc_display_config_after_ps_adjustment
-ffffffff81bc5a40 t smu7_display_configuration_changed_task
-ffffffff81bc5c00 t smu7_set_max_fan_rpm_output
-ffffffff81bc5c30 t smu7_set_max_fan_pwm_output
-ffffffff81bc5c50 t smu7_set_fan_control_mode
-ffffffff81bc5ce0 t smu7_get_fan_control_mode
-ffffffff81bc5d20 t smu7_register_irq_handlers
-ffffffff81bc5dc0 t smu7_check_smc_update_required_for_display_configuration
-ffffffff81bc5e50 t smu7_check_states_equal
-ffffffff81bc6000 t smu7_get_clock_by_type
-ffffffff81bc61e0 t smu7_get_max_high_clocks
-ffffffff81bc6260 t smu7_force_clock_level
-ffffffff81bc6360 t smu7_print_clock_levels
-ffffffff81bc63b0 t smu7_get_sclk_od
-ffffffff81bc6410 t smu7_set_sclk_od
-ffffffff81bc64c0 t smu7_get_mclk_od
-ffffffff81bc6520 t smu7_set_mclk_od
-ffffffff81bc65d0 t smu7_read_sensor
-ffffffff81bc6880 t smu7_notify_cac_buffer_info
-ffffffff81bc6a20 t smu7_get_thermal_temperature_range
-ffffffff81bc6a90 t smu7_get_power_profile_mode
-ffffffff81bc6ae0 t smu7_set_power_profile_mode
-ffffffff81bc6cf0 t smu7_odn_edit_dpm_table
-ffffffff81bc6ea0 t phm_add_voltage
-ffffffff81bc6fb0 t smu7_get_profiling_clk
-ffffffff81bc7170 t smu7_check_dpm_table_updated
-ffffffff81bc72b0 t smu7_odn_initial_default_setting
-ffffffff81bc73d0 t get_pcie_lane_support
-ffffffff81bc7660 t smu7_get_pp_table_entry_callback_func_v0
-ffffffff81bc7810 t smu7_get_pp_table_entry_callback_func_v1
-ffffffff81bc8000 T smu7_enable_didt_config
-ffffffff81bc82c0 t smu7_program_pt_config_registers
-ffffffff81bc84c0 t smu7_enable_didt
-ffffffff81bc8690 T smu7_disable_didt_config
-ffffffff81bc8850 T smu7_enable_smc_cac
-ffffffff81bc88d0 T smu7_disable_smc_cac
-ffffffff81bc8950 T smu7_set_power_limit
-ffffffff81bc89a0 T smu7_enable_power_containment
-ffffffff81bc8b10 T smu7_disable_power_containment
-ffffffff81bc8c30 T smu7_power_control_set_level
-ffffffff81bc9000 T smu7_fan_ctrl_get_fan_speed_info
-ffffffff81bc9080 T smu7_fan_ctrl_get_fan_speed_percent
-ffffffff81bc9140 T smu7_fan_ctrl_get_fan_speed_rpm
-ffffffff81bc91f0 T smu7_fan_ctrl_set_static_mode
-ffffffff81bc9320 T smu7_fan_ctrl_set_default_mode
-ffffffff81bc9400 T smu7_fan_ctrl_start_smc_fan_control
-ffffffff81bc9500 T smu7_fan_ctrl_stop_smc_fan_control
-ffffffff81bc9520 T smu7_fan_ctrl_set_fan_speed_percent
-ffffffff81bc9700 T smu7_fan_ctrl_reset_fan_speed_to_default
-ffffffff81bc98e0 T smu7_fan_ctrl_set_fan_speed_rpm
-ffffffff81bc9ab0 T smu7_thermal_get_temperature
-ffffffff81bc9b10 T smu7_thermal_disable_alert
-ffffffff81bc9bb0 T smu7_thermal_stop_thermal_controller
-ffffffff81bc9d20 T smu7_start_thermal_controller
-ffffffff81bca0d0 T smu7_thermal_ctrl_uninitialize_thermal_controller
-ffffffff81bcb000 T smu8_dpm_update_uvd_dpm
-ffffffff81bcb100 T smu8_init_function_pointers
-ffffffff81bcb140 t smu8_hwmgr_backend_init
-ffffffff81bcb640 t smu8_hwmgr_backend_fini
-ffffffff81bcb6b0 t smu8_setup_asic_task
-ffffffff81bcbbb0 t smu8_get_power_state_size
-ffffffff81bcbbe0 t smu8_apply_state_adjust_rules
-ffffffff81bcbd20 t smu8_dpm_force_dpm_level
-ffffffff81bcc010 t smu8_enable_dpm_tasks
-ffffffff81bcc140 t smu8_disable_dpm_tasks
-ffffffff81bcc210 t smu8_dpm_patch_boot_state
-ffffffff81bcc270 t smu8_dpm_get_pp_table_entry
-ffffffff81bcc2c0 t smu8_dpm_get_num_of_pp_table_entries
-ffffffff81bcc310 t smu8_dpm_powerdown_uvd
-ffffffff81bcc350 t smu8_dpm_powergate_vce
-ffffffff81bcc520 t smu8_dpm_powergate_uvd
-ffffffff81bcc620 t smu8_dpm_get_mclk
-ffffffff81bcc650 t smu8_dpm_get_sclk
-ffffffff81bcc6c0 t smu8_set_power_state_tasks
-ffffffff81bcc9c0 t smu8_set_cpu_power_state
-ffffffff81bcca30 t smu8_store_cc6_data
-ffffffff81bccac0 t smu8_get_dal_power_level
-ffffffff81bccb30 t smu8_get_performance_level
-ffffffff81bccc30 t smu8_get_current_shallow_sleep_clocks
-ffffffff81bccc90 t smu8_get_clock_by_type
-ffffffff81bccdf0 t smu8_get_max_high_clocks
-ffffffff81bcceb0 t smu8_power_off_asic
-ffffffff81bccf20 t smu8_force_clock_level
-ffffffff81bccf80 t smu8_print_clock_levels
-ffffffff81bccfd0 t smu8_read_sensor
-ffffffff81bcd2d0 t smu8_notify_cac_buffer_info
-ffffffff81bcd380 t smu8_get_thermal_temperature_range
-ffffffff81bcd3d0 t smu8_dpm_get_pp_table_entry_callback
-ffffffff81bce000 T convert_to_vid
-ffffffff81bce050 T convert_to_vddc
-ffffffff81bce090 T phm_set_field_to_u32
-ffffffff81bce0f0 T phm_wait_on_register
-ffffffff81bce200 T phm_wait_on_indirect_register
-ffffffff81bce340 T phm_wait_for_register_unequal
-ffffffff81bce450 T phm_wait_for_indirect_register_unequal
-ffffffff81bce580 T phm_cf_want_uvd_power_gating
-ffffffff81bce5b0 T phm_cf_want_vce_power_gating
-ffffffff81bce5e0 T phm_trim_voltage_table
-ffffffff81bce710 T phm_get_svi2_mvdd_voltage_table
-ffffffff81bce8a0 T phm_get_svi2_vddci_voltage_table
-ffffffff81bcea30 T phm_get_svi2_vdd_voltage_table
-ffffffff81bceae0 T phm_trim_voltage_table_to_fit_state_table
-ffffffff81bcebe0 T phm_reset_single_dpm_table
-ffffffff81bcec40 T phm_setup_pcie_table_entry
-ffffffff81bcec80 T phm_get_dpm_level_enable_mask_value
-ffffffff81bced50 T phm_get_voltage_index
-ffffffff81bcede0 T phm_get_voltage_id
-ffffffff81bcee60 T phm_find_closest_vddci
-ffffffff81bceec0 T phm_find_boot_level
-ffffffff81bcef30 T phm_get_sclk_for_voltage_evv
-ffffffff81bcefe0 T phm_initializa_dynamic_state_adjustment_rule_settings
-ffffffff81bcf0a0 T phm_get_lowest_enabled_level
-ffffffff81bcf0e0 T phm_apply_dal_min_voltage_request
-ffffffff81bcf1c0 T phm_get_voltage_evv_on_sclk
-ffffffff81bcf260 T phm_irq_process
-ffffffff81bcf350 T smu9_register_irq_handlers
-ffffffff81bcf400 T smu_atom_get_data_table
-ffffffff81bcf470 T smu_get_voltage_dependency_table_ppt_v1
-ffffffff81bcf550 T smu_set_watermarks_for_clocks_ranges
-ffffffff81bd0000 T cast_phw_vega10_power_state
-ffffffff81bd0060 T cast_const_phw_vega10_power_state
-ffffffff81bd00c0 T vega10_enable_disable_vce_dpm
-ffffffff81bd0150 T vega10_enable_smc_features
-ffffffff81bd0170 T vega10_display_clock_voltage_request
-ffffffff81bd01f0 T vega10_enable_disable_uvd_dpm
-ffffffff81bd0280 T vega10_hwmgr_init
-ffffffff81bd02c0 t vega10_hwmgr_backend_init
-ffffffff81bd10e0 t vega10_hwmgr_backend_fini
-ffffffff81bd1150 t vega10_setup_asic_task
-ffffffff81bd1280 t vega10_get_power_state_size
-ffffffff81bd12b0 t vega10_apply_state_adjust_rules
-ffffffff81bd1600 t vega10_dpm_force_dpm_level
-ffffffff81bd1b30 t vega10_enable_dpm_tasks
-ffffffff81bd42e0 t vega10_disable_dpm_tasks
-ffffffff81bd48d0 t vega10_patch_boot_state
-ffffffff81bd4900 t vega10_get_pp_table_entry
-ffffffff81bd4960 t vega10_power_gate_vce
-ffffffff81bd4a00 t vega10_power_gate_uvd
-ffffffff81bd4aa0 t vega10_dpm_get_mclk
-ffffffff81bd4b30 t vega10_dpm_get_sclk
-ffffffff81bd4bc0 t vega10_set_power_state_tasks
-ffffffff81bd5430 t vega10_notify_smc_display_config_after_ps_adjustment
-ffffffff81bd55d0 t vega10_display_configuration_changed_task
-ffffffff81bd5690 t vega10_set_fan_control_mode
-ffffffff81bd5700 t vega10_get_fan_control_mode
-ffffffff81bd5740 t vega10_check_smc_update_required_for_display_configuration
-ffffffff81bd57a0 t vega10_check_states_equal
-ffffffff81bd5920 t vega10_get_dal_power_level
-ffffffff81bd5960 t vega10_get_clock_by_type_with_latency
-ffffffff81bd5b80 t vega10_get_clock_by_type_with_voltage
-ffffffff81bd5c60 t vega10_set_watermarks_for_clocks_ranges
-ffffffff81bd5cc0 t vega10_power_off_asic
-ffffffff81bd5d30 t vega10_force_clock_level
-ffffffff81bd5e90 t vega10_print_clock_levels
-ffffffff81bd5ee0 t vega10_get_sclk_od
-ffffffff81bd5f40 t vega10_set_sclk_od
-ffffffff81bd6030 t vega10_get_mclk_od
-ffffffff81bd6090 t vega10_set_mclk_od
-ffffffff81bd6140 t vega10_read_sensor
-ffffffff81bd62f0 t vega10_avfs_enable
-ffffffff81bd63b0 t vega10_notify_cac_buffer_info
-ffffffff81bd6450 t vega10_get_thermal_temperature_range
-ffffffff81bd64a0 t vega10_get_power_profile_mode
-ffffffff81bd64f0 t vega10_set_power_profile_mode
-ffffffff81bd65d0 t vega10_odn_edit_dpm_table
-ffffffff81bd6b30 t vega10_upload_dpm_bootup_level
-ffffffff81bd6c00 t vega10_upload_dpm_max_level
-ffffffff81bd6cb0 t vega10_trim_voltage_table_to_fit_state_table
-ffffffff81bd6db0 t vega10_odn_initial_default_setting
-ffffffff81bd6f80 t vega10_populate_all_graphic_levels
-ffffffff81bd7180 t vega10_populate_all_memory_levels
-ffffffff81bd72f0 t vega10_populate_single_gfx_level
-ffffffff81bd7450 t vega10_populate_single_soc_level
-ffffffff81bd75b0 t vega10_populate_single_memory_level
-ffffffff81bd7730 t vega10_get_pp_table_entry_callback_func
-ffffffff81bd8000 T vega10_enable_didt_config
-ffffffff81bd96f0 T vega10_disable_didt_config
-ffffffff81bd9980 T vega10_initialize_power_tune_defaults
-ffffffff81bd9ab0 T vega10_set_power_limit
-ffffffff81bd9b00 T vega10_enable_power_containment
-ffffffff81bd9c10 T vega10_disable_power_containment
-ffffffff81bd9ce0 T vega10_power_control_set_level
-ffffffff81bd9d40 t vega10_didt_set_mask
-ffffffff81bdb000 T vega10_pp_tables_initialize
-ffffffff81bdc850 t vega10_pp_tables_uninitialize
-ffffffff81bdca00 T vega10_get_number_of_powerplay_table_entries
-ffffffff81bdcab0 T vega10_get_powerplay_table_entry
-ffffffff81bdd000 T vega10_fan_ctrl_get_fan_speed_info
-ffffffff81bdd080 T vega10_fan_ctrl_get_fan_speed_percent
-ffffffff81bdd110 T vega10_fan_ctrl_get_fan_speed_rpm
-ffffffff81bdd1d0 T vega10_fan_ctrl_set_static_mode
-ffffffff81bdd2e0 T vega10_fan_ctrl_set_default_mode
-ffffffff81bdd3b0 T vega10_fan_ctrl_start_smc_fan_control
-ffffffff81bdd470 T vega10_fan_ctrl_stop_smc_fan_control
-ffffffff81bdd530 T vega10_fan_ctrl_set_fan_speed_percent
-ffffffff81bdd670 T vega10_fan_ctrl_reset_fan_speed_to_default
-ffffffff81bdd730 T vega10_fan_ctrl_set_fan_speed_rpm
-ffffffff81bdd870 T vega10_thermal_get_temperature
-ffffffff81bdd8c0 T vega10_thermal_disable_alert
-ffffffff81bdd980 T vega10_thermal_stop_thermal_controller
-ffffffff81bdda60 T vega10_thermal_setup_fan_table
-ffffffff81bddc00 T vega10_thermal_start_smc_fan_control
-ffffffff81bddca0 T vega10_start_thermal_controller
-ffffffff81bddf40 T vega10_thermal_ctrl_uninitialize_thermal_controller
-ffffffff81bde000 T vega12_enable_disable_vce_dpm
-ffffffff81bde090 T vega12_display_clock_voltage_request
-ffffffff81bde110 T vega12_enable_disable_uvd_dpm
-ffffffff81bde1a0 T vega12_hwmgr_init
-ffffffff81bde1e0 t vega12_hwmgr_backend_init
-ffffffff81bdea00 t vega12_hwmgr_backend_fini
-ffffffff81bdea50 t vega12_setup_asic_task
-ffffffff81bdea90 t vega12_apply_clocks_adjust_rules
-ffffffff81bdef00 t vega12_dpm_force_dpm_level
-ffffffff81bdf350 t vega12_enable_dpm_tasks
-ffffffff81bdfbd0 t vega12_disable_dpm_tasks
-ffffffff81bdfcc0 t vega12_patch_boot_state
-ffffffff81bdfcf0 t vega12_power_gate_vce
-ffffffff81bdfd90 t vega12_power_gate_uvd
-ffffffff81bdfe30 t vega12_dpm_get_mclk
-ffffffff81bdfe80 t vega12_dpm_get_sclk
-ffffffff81bdfed0 t vega12_notify_smc_display_config_after_ps_adjustment
-ffffffff81be0020 t vega12_pre_display_configuration_changed_task
-ffffffff81be0110 t vega12_display_configuration_changed_task
-ffffffff81be01f0 t vega12_set_fan_control_mode
-ffffffff81be0250 t vega12_get_fan_control_mode
-ffffffff81be0290 t vega12_check_smc_update_required_for_display_configuration
-ffffffff81be02f0 t vega12_get_dal_power_level
-ffffffff81be0320 t vega12_get_clock_by_type_with_latency
-ffffffff81be0630 t vega12_get_clock_by_type_with_voltage
-ffffffff81be0660 t vega12_set_watermarks_for_clocks_ranges
-ffffffff81be06e0 t vega12_power_off_asic
-ffffffff81be07e0 t vega12_force_clock_level
-ffffffff81be0940 t vega12_print_clock_levels
-ffffffff81be0990 t vega12_gfx_off_control
-ffffffff81be09f0 t vega12_read_sensor
-ffffffff81be0b30 t vega12_notify_cac_buffer_info
-ffffffff81be0bd0 t vega12_get_thermal_temperature_range
-ffffffff81be0c20 t vega12_upload_dpm_min_level
-ffffffff81be0e30 t vega12_upload_dpm_max_level
-ffffffff81be1010 t vega12_setup_single_dpm_table
-ffffffff81be2000 T vega12_pp_tables_initialize
-ffffffff81be27c0 t vega12_pp_tables_uninitialize
-ffffffff81be3000 T vega12_fan_ctrl_get_fan_speed_info
-ffffffff81be3040 T vega12_fan_ctrl_get_fan_speed_rpm
-ffffffff81be30c0 T vega12_fan_ctrl_start_smc_fan_control
-ffffffff81be30f0 T vega12_fan_ctrl_stop_smc_fan_control
-ffffffff81be3120 T vega12_fan_ctrl_reset_fan_speed_to_default
-ffffffff81be3150 T vega12_thermal_get_temperature
-ffffffff81be31a0 T vega12_thermal_disable_alert
-ffffffff81be31f0 T vega12_thermal_stop_thermal_controller
-ffffffff81be3240 T vega12_thermal_setup_fan_table
-ffffffff81be3260 T vega12_thermal_start_smc_fan_control
-ffffffff81be3290 T vega12_start_thermal_controller
-ffffffff81be4000 T ci_is_smc_ram_running
-ffffffff81be4080 t ci_smu_init
-ffffffff81be40e0 t ci_smu_fini
-ffffffff81be4130 t ci_start_smu
-ffffffff81be4160 t ci_send_msg_to_smc
-ffffffff81be4200 t ci_send_msg_to_smc_with_parameter
-ffffffff81be42b0 t ci_update_smc_table
-ffffffff81be4590 t ci_process_firmware_header
-ffffffff81be4ae0 t ci_update_sclk_threshold
-ffffffff81be4d30 t ci_thermal_setup_fan_table
-ffffffff81be4fa0 t ci_init_smc_table
-ffffffff81be6a00 t ci_populate_all_graphic_levels
-ffffffff81be6ee0 t ci_populate_all_memory_levels
-ffffffff81be7790 t ci_initialize_mc_reg_table
-ffffffff81be83b0 t ci_get_offsetof
-ffffffff81be8400 t ci_get_mac_definition
-ffffffff81be8440 t ci_is_dpm_running
-ffffffff81be84c0 t ci_update_dpm_settings
-ffffffff81be8890 t ci_copy_bytes_to_smc
-ffffffff81be8b70 t ci_program_memory_timing_parameters
-ffffffff81be8d50 t ci_populate_smc_voltage_table
-ffffffff81be9000 t fiji_smu_init
-ffffffff81be9090 t fiji_start_smu
-ffffffff81be9610 t fiji_update_smc_table
-ffffffff81be97c0 t fiji_process_firmware_header
-ffffffff81be9900 t fiji_update_sclk_threshold
-ffffffff81be99d0 t fiji_thermal_setup_fan_table
-ffffffff81be9c60 t fiji_thermal_avfs_enable
-ffffffff81be9ca0 t fiji_init_smc_table
-ffffffff81beb6b0 t fiji_populate_all_graphic_levels
-ffffffff81bebc20 t fiji_populate_all_memory_levels
-ffffffff81bec020 t fiji_initialize_mc_reg_table
-ffffffff81bec1c0 t fiji_get_offsetof
-ffffffff81bec240 t fiji_get_mac_definition
-ffffffff81bec290 t fiji_is_dpm_running
-ffffffff81bec2e0 t fiji_is_hw_avfs_present
-ffffffff81bec350 t fiji_update_dpm_settings
-ffffffff81bec720 t fiji_program_memory_timing_parameters
-ffffffff81bec900 t fiji_get_dependency_volt_by_clk
-ffffffff81bed000 T iceland_thermal_setup_fan_table
-ffffffff81bed270 t iceland_smu_init
-ffffffff81bed300 t iceland_start_smu
-ffffffff81bed4b0 t iceland_request_smu_load_specific_fw
-ffffffff81bed4e0 t iceland_process_firmware_header
-ffffffff81bed640 t iceland_update_sclk_threshold
-ffffffff81bed890 t iceland_init_smc_table
-ffffffff81beeb00 t iceland_populate_all_graphic_levels
-ffffffff81bef090 t iceland_populate_all_memory_levels
-ffffffff81bef920 t iceland_initialize_mc_reg_table
-ffffffff81bf0540 t iceland_get_offsetof
-ffffffff81bf05c0 t iceland_get_mac_definition
-ffffffff81bf0620 t iceland_is_dpm_running
-ffffffff81bf0670 t iceland_smu_upload_firmware_image
-ffffffff81bf0940 t iceland_program_memory_timing_parameters
-ffffffff81bf0b20 t iceland_populate_smc_voltage_table
-ffffffff81bf1000 T polaris10_thermal_avfs_enable
-ffffffff81bf1080 t polaris10_smu_init
-ffffffff81bf1110 t polaris10_start_smu
-ffffffff81bf16f0 t polaris10_update_smc_table
-ffffffff81bf1960 t polaris10_process_firmware_header
-ffffffff81bf1aa0 t polaris10_update_sclk_threshold
-ffffffff81bf1b90 t polaris10_thermal_setup_fan_table
-ffffffff81bf1e30 t polaris10_init_smc_table
-ffffffff81bf3840 t polaris10_populate_all_graphic_levels
-ffffffff81bf3eb0 t polaris10_populate_all_memory_levels
-ffffffff81bf4180 t polaris10_get_offsetof
-ffffffff81bf4200 t polaris10_get_mac_definition
-ffffffff81bf4250 t polaris10_is_dpm_running
-ffffffff81bf42a0 t polaris10_is_hw_avfs_present
-ffffffff81bf42f0 t polaris10_update_dpm_settings
-ffffffff81bf46c0 t polaris10_program_memory_timing_parameters
-ffffffff81bf4890 t polaris10_get_dependency_volt_by_clk
-ffffffff81bf4a60 t polaris10_calculate_sclk_params
-ffffffff81bf5000 t smu10_smu_init
-ffffffff81bf5120 t smu10_smu_fini
-ffffffff81bf51c0 t smu10_start_smu
-ffffffff81bf52a0 t smu10_read_arg_from_smc
-ffffffff81bf52c0 t smu10_send_msg_to_smc
-ffffffff81bf53c0 t smu10_send_msg_to_smc_with_parameter
-ffffffff81bf54e0 t smu10_smc_table_manager
-ffffffff81bf6000 T smu7_copy_bytes_from_smc
-ffffffff81bf6260 T smu7_read_smc_sram_dword
-ffffffff81bf6360 T smu7_copy_bytes_to_smc
-ffffffff81bf6670 T smu7_program_jump_on_start
-ffffffff81bf66c0 T smu7_is_smc_ram_running
-ffffffff81bf6740 T smu7_send_msg_to_smc
-ffffffff81bf6800 T smu7_send_msg_to_smc_without_waiting
-ffffffff81bf6850 T smu7_send_msg_to_smc_with_parameter
-ffffffff81bf6940 T smu7_send_msg_to_smc_with_parameter_without_waiting
-ffffffff81bf69b0 T smu7_send_msg_to_smc_offset
-ffffffff81bf6a40 T smu7_convert_fw_type_to_cgs
-ffffffff81bf6b10 T smu7_write_smc_sram_dword
-ffffffff81bf6c00 T smu7_request_smu_load_fw
-ffffffff81bf7860 T smu7_check_fw_load_finish
-ffffffff81bf78d0 T smu7_reload_firmware
-ffffffff81bf78f0 T smu7_upload_smu_firmware_image
-ffffffff81bf7ac0 T smu7_setup_pwr_virus
-ffffffff81bf7e70 T smu7_init
-ffffffff81bf7f70 T smu7_smu_fini
-ffffffff81bf9000 t smu8_smu_init
-ffffffff81bf92b0 t smu8_smu_fini
-ffffffff81bf9340 t smu8_start_smu
-ffffffff81bfa370 t smu8_check_fw_load_finish
-ffffffff81bfa450 t smu8_get_argument
-ffffffff81bfa4a0 t smu8_send_msg_to_smc
-ffffffff81bfa570 t smu8_send_msg_to_smc_with_parameter
-ffffffff81bfa660 t smu8_download_pptable_settings
-ffffffff81bfa7a0 t smu8_upload_pptable_settings
-ffffffff81bfa8e0 t smu8_is_dpm_running
-ffffffff81bfb000 T smu9_is_smc_ram_running
-ffffffff81bfb060 T smu9_send_msg_to_smc
-ffffffff81bfb190 T smu9_send_msg_to_smc_with_parameter
-ffffffff81bfb2e0 T smu9_get_argument
-ffffffff81bfc000 T smum_thermal_avfs_enable
-ffffffff81bfc040 T smum_thermal_setup_fan_table
-ffffffff81bfc080 T smum_update_sclk_threshold
-ffffffff81bfc0c0 T smum_update_smc_table
-ffffffff81bfc100 T smum_get_offsetof
-ffffffff81bfc150 T smum_process_firmware_header
-ffffffff81bfc190 T smum_get_argument
-ffffffff81bfc1d0 T smum_get_mac_definition
-ffffffff81bfc210 T smum_download_powerplay_table
-ffffffff81bfc250 T smum_upload_powerplay_table
-ffffffff81bfc290 T smum_send_msg_to_smc
-ffffffff81bfc2e0 T smum_send_msg_to_smc_with_parameter
-ffffffff81bfc330 T smum_init_smc_table
-ffffffff81bfc370 T smum_populate_all_graphic_levels
-ffffffff81bfc3b0 T smum_populate_all_memory_levels
-ffffffff81bfc3f0 T smum_initialize_mc_reg_table
-ffffffff81bfc430 T smum_is_dpm_running
-ffffffff81bfc470 T smum_is_hw_avfs_present
-ffffffff81bfc4b0 T smum_update_dpm_settings
-ffffffff81bfc4f0 T smum_smc_table_manager
-ffffffff81bfd000 T tonga_populate_all_memory_levels
-ffffffff81bfd7c0 t tonga_smu_init
-ffffffff81bfd850 t tonga_start_smu
-ffffffff81bfdba0 t tonga_update_smc_table
-ffffffff81bfdd40 t tonga_process_firmware_header
-ffffffff81bfde80 t tonga_update_sclk_threshold
-ffffffff81bfe0d0 t tonga_thermal_setup_fan_table
-ffffffff81bfe340 t tonga_init_smc_table
-ffffffff81c001e0 t tonga_populate_all_graphic_levels
-ffffffff81c00770 t tonga_initialize_mc_reg_table
-ffffffff81c01390 t tonga_get_offsetof
-ffffffff81c01410 t tonga_get_mac_definition
-ffffffff81c01460 t tonga_is_dpm_running
-ffffffff81c014b0 t tonga_update_dpm_settings
-ffffffff81c01880 t tonga_get_dependency_volt_by_clk
-ffffffff81c01a00 t tonga_program_memory_timing_parameters
-ffffffff81c02000 t vega10_smu_init
-ffffffff81c02350 t vega10_smu_fini
-ffffffff81c02430 t vega10_start_smu
-ffffffff81c02550 t vega10_is_dpm_running
-ffffffff81c025a0 t vega10_smc_table_manager
-ffffffff81c03000 T vega12_copy_table_from_smc
-ffffffff81c03140 T vega12_copy_table_to_smc
-ffffffff81c03280 T vega12_enable_smc_features
-ffffffff81c03370 T vega12_get_enabled_smc_features
-ffffffff81c03430 t vega12_smu_init
-ffffffff81c03740 t vega12_smu_fini
-ffffffff81c03820 t vega12_start_smu
-ffffffff81c038c0 t vega12_is_dpm_running
-ffffffff81c04000 T vegam_thermal_avfs_enable
-ffffffff81c04090 t vegam_smu_init
-ffffffff81c04120 t vegam_start_smu
-ffffffff81c044f0 t vegam_update_smc_table
-ffffffff81c04760 t vegam_process_firmware_header
-ffffffff81c048a0 t vegam_update_sclk_threshold
-ffffffff81c04990 t vegam_thermal_setup_fan_table
-ffffffff81c049f0 t vegam_init_smc_table
-ffffffff81c06350 t vegam_populate_all_graphic_levels
-ffffffff81c06ae0 t vegam_populate_all_memory_levels
-ffffffff81c06e40 t vegam_get_offsetof
-ffffffff81c06ec0 t vegam_get_mac_definition
-ffffffff81c06f10 t vegam_is_dpm_running
-ffffffff81c06f60 t vegam_is_hw_avfs_present
-ffffffff81c06fb0 t vegam_program_memory_timing_parameters
-ffffffff81c071d0 t vegam_get_dependency_volt_by_clk
-ffffffff81c073b0 t vegam_calculate_sclk_params
-ffffffff81c08000 T amdgpu_dm_connector_atomic_set_property
-ffffffff81c080a0 T amdgpu_dm_connector_atomic_get_property
-ffffffff81c08140 T amdgpu_dm_connector_funcs_reset
-ffffffff81c081e0 T amdgpu_dm_connector_atomic_duplicate_state
-ffffffff81c08270 T amdgpu_dm_connector_mode_valid
-ffffffff81c08440 t create_stream_for_sink
-ffffffff81c08af0 t dm_encoder_helper_disable
-ffffffff81c08b20 t dm_encoder_helper_atomic_check
-ffffffff81c08b50 T dm_drm_plane_destroy_state
-ffffffff81c08b90 T amdgpu_dm_connector_init_helper
-ffffffff81c08cd0 T amdgpu_dm_get_encoder_crtc_mask
-ffffffff81c08d10 T dm_restore_drm_connector_state
-ffffffff81c08e60 T amdgpu_dm_add_sink_to_freesync_module
-ffffffff81c09080 T amdgpu_dm_remove_sink_from_freesync_module
-ffffffff81c090b0 t dm_early_init
-ffffffff81c09170 t dm_late_init
-ffffffff81c09250 t dm_sw_init
-ffffffff81c094d0 t dm_sw_fini
-ffffffff81c09550 t dm_hw_init
-ffffffff81c0a680 t dm_hw_fini
-ffffffff81c0a730 t dm_suspend
-ffffffff81c0a840 t dm_resume
-ffffffff81c0ac10 t dm_is_idle
-ffffffff81c0ac40 t dm_wait_for_idle
-ffffffff81c0ac70 t dm_check_soft_reset
-ffffffff81c0aca0 t dm_soft_reset
-ffffffff81c0acd0 t dm_set_clockgating_state
-ffffffff81c0ad00 t dm_set_powergating_state
-ffffffff81c0ad30 t dm_bandwidth_update
-ffffffff81c0ad60 t dm_vblank_get_counter
-ffffffff81c0add0 t dm_crtc_get_scanoutpos
-ffffffff81c0ae90 t amdgpu_notify_freesync
-ffffffff81c0af50 t hotplug_notify_work_func
-ffffffff81c0af70 t emulated_link_detect
-ffffffff81c0b060 t amdgpu_dm_update_connector_after_detect
-ffffffff81c0b1e0 t amdgpu_dm_atomic_check
-ffffffff81c0b6d0 t amdgpu_dm_atomic_commit
-ffffffff81c0b7f0 t dm_atomic_state_alloc
-ffffffff81c0b870 t dm_atomic_state_clear
-ffffffff81c0b8b0 t dm_atomic_state_alloc_free
-ffffffff81c0b8e0 t dm_update_planes_state
-ffffffff81c0c110 t dm_update_crtcs_state
-ffffffff81c0c610 t amdgpu_bo_reserve
-ffffffff81c0c850 t amdgpu_bo_unreserve
-ffffffff81c0c940 t amdgpu_dm_atomic_commit_tail
-ffffffff81c0dcb0 t commit_planes_to_stream
-ffffffff81c0e110 t amdgpu_dm_plane_init
-ffffffff81c0e220 t dm_drm_plane_reset
-ffffffff81c0e2d0 t dm_drm_plane_duplicate_state
-ffffffff81c0e360 t dm_plane_helper_prepare_fb
-ffffffff81c0e530 t dm_plane_helper_cleanup_fb
-ffffffff81c0e5c0 t dm_plane_atomic_check
-ffffffff81c0e6e0 t dm_crtc_reset_state
-ffffffff81c0e7b0 t amdgpu_dm_crtc_destroy
-ffffffff81c0e7e0 t dm_crtc_duplicate_state
-ffffffff81c0e8a0 t dm_crtc_destroy_state
-ffffffff81c0e8e0 t dm_enable_vblank
-ffffffff81c0e940 t dm_disable_vblank
-ffffffff81c0e970 t dm_crtc_helper_mode_fixup
-ffffffff81c0e9a0 t dm_crtc_helper_disable
-ffffffff81c0e9d0 t dm_crtc_helper_atomic_check
-ffffffff81c0ea80 t amdgpu_dm_encoder_destroy
-ffffffff81c0eab0 t amdgpu_dm_i2c_xfer
-ffffffff81c0ebe0 t amdgpu_dm_i2c_func
-ffffffff81c0ec10 t amdgpu_dm_connector_detect
-ffffffff81c0ec70 t amdgpu_dm_connector_destroy
-ffffffff81c0ecf0 t get_modes
-ffffffff81c0f020 t best_encoder
-ffffffff81c0f0a0 t amdgpu_dm_backlight_update_status
-ffffffff81c0f0f0 t amdgpu_dm_backlight_get_brightness
-ffffffff81c0f140 t dm_crtc_high_irq
-ffffffff81c0f1f0 t dm_pflip_high_irq
-ffffffff81c0f370 t handle_hpd_irq
-ffffffff81c0f470 t handle_hpd_rx_irq
-ffffffff81c0f6d0 t fill_stream_properties_from_drm_display_mode
-ffffffff81c10000 T amdgpu_dm_init_color_mod
-ffffffff81c10010 T amdgpu_dm_set_regamma_lut
-ffffffff81c10160 t __drm_lut_to_dc_gamma
-ffffffff81c102d0 T amdgpu_dm_set_ctm
-ffffffff81c10380 T amdgpu_dm_set_degamma_lut
-ffffffff81c11000 T dm_helpers_parse_edid_caps
-ffffffff81c11380 T dm_helpers_dp_update_branch_info
-ffffffff81c113b0 T dm_helpers_dp_mst_write_payload_allocation_table
-ffffffff81c115b0 T dm_helpers_dp_mst_clear_payload_allocation_table
-ffffffff81c115e0 T dm_helpers_dp_mst_poll_for_allocation_change_trigger
-ffffffff81c11650 T dm_helpers_dp_mst_send_payload_allocation
-ffffffff81c116f0 T dm_dtn_log_begin
-ffffffff81c11720 T dm_dtn_log_append_v
-ffffffff81c11750 T dm_dtn_log_end
-ffffffff81c11780 T dm_helpers_dp_mst_start_top_mgr
-ffffffff81c117f0 T dm_helpers_dp_mst_stop_top_mgr
-ffffffff81c11850 T dm_helpers_dp_read_dpcd
-ffffffff81c118d0 T dm_helpers_dp_write_dpcd
-ffffffff81c11950 T dm_helpers_submit_i2c
-ffffffff81c11a70 T dm_helpers_is_dp_sink_present
-ffffffff81c11b00 T dm_helpers_read_local_edid
-ffffffff81c11de0 T dm_set_dcn_clocks
-ffffffff81c12000 T amdgpu_dm_irq_register_interrupt
-ffffffff81c12170 T amdgpu_dm_irq_unregister_interrupt
-ffffffff81c12330 T amdgpu_dm_irq_init
-ffffffff81c12400 t dm_irq_work_func
-ffffffff81c12460 T amdgpu_dm_irq_fini
-ffffffff81c124e0 T amdgpu_dm_irq_suspend
-ffffffff81c125e0 T amdgpu_dm_irq_resume_early
-ffffffff81c12780 T amdgpu_dm_irq_resume_late
-ffffffff81c12920 T amdgpu_dm_set_irq_funcs
-ffffffff81c12990 T amdgpu_dm_hpd_init
-ffffffff81c12a40 T amdgpu_dm_hpd_fini
-ffffffff81c12ae0 t amdgpu_dm_set_crtc_irq_state
-ffffffff81c12b60 t amdgpu_dm_irq_handler
-ffffffff81c12c70 t amdgpu_dm_set_pflip_irq_state
-ffffffff81c12cf0 t amdgpu_dm_set_hpd_irq_state
-ffffffff81c13000 T dm_dp_mst_dc_sink_create
-ffffffff81c130e0 T amdgpu_dm_initialize_dp_connector
-ffffffff81c13180 t dm_dp_aux_transfer
-ffffffff81c132e0 t dm_dp_add_mst_connector
-ffffffff81c134a0 t dm_dp_mst_register_connector
-ffffffff81c134f0 t dm_dp_destroy_mst_connector
-ffffffff81c13580 t dm_dp_mst_hotplug
-ffffffff81c135a0 t dm_dp_mst_detect
-ffffffff81c135c0 t dm_dp_mst_connector_destroy
-ffffffff81c13630 t dm_dp_mst_get_modes
-ffffffff81c13760 t dm_mst_best_encoder
-ffffffff81c13790 t amdgpu_dm_encoder_destroy
-ffffffff81c14000 T dm_pp_apply_display_requirements
-ffffffff81c14200 T dm_pp_get_clock_levels_by_type
-ffffffff81c14500 T dm_pp_get_clock_levels_by_type_with_latency
-ffffffff81c146e0 T dm_pp_get_clock_levels_by_type_with_voltage
-ffffffff81c148a0 T dm_pp_notify_wm_clock_changes
-ffffffff81c148d0 T dm_pp_apply_power_level_change_request
-ffffffff81c14900 T dm_pp_apply_clock_for_voltage_request
-ffffffff81c149d0 T dm_pp_get_static_clocks
-ffffffff81c14aa0 T pp_rv_set_display_requirement
-ffffffff81c14b50 T pp_rv_set_wm_ranges
-ffffffff81c14c90 T pp_rv_set_pme_wa_enable
-ffffffff81c14ce0 T dm_pp_get_funcs_rv
-ffffffff81c15000 T dm_get_elapse_time_in_ns
-ffffffff81c15030 T dm_perf_trace_timestamp
-ffffffff81c15060 T dm_write_persistent_data
-ffffffff81c15090 T dm_read_persistent_data
-ffffffff81c16000 T fixed_point_to_int_frac
-ffffffff81c16200 T convert_float_matrix
-ffffffff81c17000 T dc_fixpt_from_fraction
-ffffffff81c17180 T dc_fixpt_mul
-ffffffff81c17300 T dc_fixpt_sqr
-ffffffff81c17440 T dc_fixpt_recip
-ffffffff81c174a0 T dc_fixpt_sinc
-ffffffff81c17680 T dc_fixpt_sin
-ffffffff81c176b0 T dc_fixpt_cos
-ffffffff81c17790 T dc_fixpt_exp
-ffffffff81c179e0 t fixed31_32_exp_from_taylor_series
-ffffffff81c17d30 T dc_fixpt_log
-ffffffff81c17ef0 T dc_fixpt_u3d19
-ffffffff81c17f30 T dc_fixpt_u2d19
-ffffffff81c17f70 T dc_fixpt_u0d19
-ffffffff81c17fa0 T dc_fixpt_clamp_u0d14
-ffffffff81c17ff0 T dc_fixpt_clamp_u0d10
-ffffffff81c18040 T dc_fixpt_s4d19
-ffffffff81c19000 T dc_conn_log_hex_linux
-ffffffff81c1a000 T dal_vector_construct
-ffffffff81c1a0e0 T dal_vector_presized_costruct
-ffffffff81c1a370 T dal_vector_presized_create
-ffffffff81c1a630 T dal_vector_create
-ffffffff81c1a770 T dal_vector_destruct
-ffffffff81c1a7c0 T dal_vector_destroy
-ffffffff81c1a830 T dal_vector_get_count
-ffffffff81c1a860 T dal_vector_at_index
-ffffffff81c1a8a0 T dal_vector_remove_at_index
-ffffffff81c1a920 T dal_vector_set_at_index
-ffffffff81c1a980 T dal_vector_insert_at
-ffffffff81c1aa80 T dal_vector_reserve
-ffffffff81c1ab20 T dal_vector_append
-ffffffff81c1ac20 T dal_vector_clone
-ffffffff81c1acd0 T dal_vector_capacity
-ffffffff81c1ad00 T dal_vector_clear
-ffffffff81c1b000 T bios_parser_create
-ffffffff81c1bdc0 T update_slot_layout_info
-ffffffff81c1bf40 T get_bracket_layout_record
-ffffffff81c1c000 t bios_parser_get_connectors_number
-ffffffff81c1c050 t bios_parser_get_encoder_id
-ffffffff81c1c0c0 t bios_parser_get_connector_id
-ffffffff81c1c150 t bios_parser_get_dst_number
-ffffffff81c1c200 t bios_parser_get_src_obj
-ffffffff81c1c300 t bios_parser_get_dst_obj
-ffffffff81c1c390 t bios_parser_get_i2c_info
-ffffffff81c1c490 t bios_parser_get_voltage_ddc_info
-ffffffff81c1c5f0 t bios_parser_get_thermal_ddc_info
-ffffffff81c1c640 t bios_parser_get_hpd_info
-ffffffff81c1c710 t bios_parser_get_device_tag
-ffffffff81c1c910 t bios_parser_get_firmware_info
-ffffffff81c1cf20 t bios_parser_get_spread_spectrum_info
-ffffffff81c1d200 t bios_parser_get_ss_entry_number
-ffffffff81c1d430 t bios_parser_get_embedded_panel_info
-ffffffff81c1d9a0 t bios_parser_get_gpio_pin_info
-ffffffff81c1dac0 t bios_parser_get_encoder_cap_info
-ffffffff81c1dbb0 t bios_parser_set_scratch_critical_state
-ffffffff81c1dbc0 t bios_parser_is_device_id_supported
-ffffffff81c1dc90 t bios_parser_encoder_control
-ffffffff81c1dcd0 t bios_parser_transmitter_control
-ffffffff81c1dd10 t bios_parser_crt_control
-ffffffff81c1de80 t bios_parser_enable_crtc
-ffffffff81c1dec0 t bios_parser_adjust_pixel_clock
-ffffffff81c1df00 t bios_parser_set_pixel_clock
-ffffffff81c1df40 t bios_parser_set_dce_clock
-ffffffff81c1df80 t bios_parser_enable_spread_spectrum_on_ppll
-ffffffff81c1dfc0 t bios_parser_program_crtc_timing
-ffffffff81c1e000 t bios_parser_crtc_source_select
-ffffffff81c1e040 t bios_parser_program_display_engine_pll
-ffffffff81c1e080 t bios_parser_enable_disp_power_gating
-ffffffff81c1e0c0 t bios_parser_post_init
-ffffffff81c1ecc0 t bios_parser_destroy
-ffffffff81c1ed80 t bios_get_board_layout_info
-ffffffff81c1eeb0 t get_bios_object
-ffffffff81c1f040 t get_dest_obj_list
-ffffffff81c1f120 t get_gpio_i2c_info
-ffffffff81c1f2b0 t get_ss_info_from_ss_info_table
-ffffffff81c1f480 t get_ss_entry_number_from_ss_info_tbl
-ffffffff81c1f5c0 t add_device_tag_from_ext_display_path
-ffffffff81c20000 T firmware_parser_create
-ffffffff81c20ab0 t bios_parser_get_connectors_number
-ffffffff81c20b80 t bios_parser_get_encoder_id
-ffffffff81c20bd0 t bios_parser_get_connector_id
-ffffffff81c20c20 t bios_parser_get_dst_number
-ffffffff81c20c60 t bios_parser_get_src_obj
-ffffffff81c20dd0 t bios_parser_get_dst_obj
-ffffffff81c20ea0 t bios_parser_get_i2c_info
-ffffffff81c20fa0 t bios_parser_get_voltage_ddc_info
-ffffffff81c21130 t bios_parser_get_thermal_ddc_info
-ffffffff81c21190 t bios_parser_get_hpd_info
-ffffffff81c21260 t bios_parser_get_device_tag
-ffffffff81c213b0 t bios_parser_get_firmware_info
-ffffffff81c21570 t bios_parser_get_spread_spectrum_info
-ffffffff81c217f0 t bios_parser_get_ss_entry_number
-ffffffff81c21820 t bios_parser_get_embedded_panel_info
-ffffffff81c21a10 t bios_parser_get_gpio_pin_info
-ffffffff81c21b30 t bios_parser_get_encoder_cap_info
-ffffffff81c21c30 t bios_parser_is_accelerated_mode
-ffffffff81c21c40 t bios_parser_get_vga_enabled_displays
-ffffffff81c21c50 t bios_parser_set_scratch_critical_state
-ffffffff81c21c60 t bios_parser_is_device_id_supported
-ffffffff81c21cd0 t bios_parser_encoder_control
-ffffffff81c21d10 t bios_parser_transmitter_control
-ffffffff81c21d50 t bios_parser_enable_crtc
-ffffffff81c21d90 t bios_parser_set_pixel_clock
-ffffffff81c21dd0 t bios_parser_set_dce_clock
-ffffffff81c21e10 t bios_parser_get_smu_clock_info
-ffffffff81c21e50 t bios_parser_program_crtc_timing
-ffffffff81c21e90 t bios_parser_crtc_source_select
-ffffffff81c21ed0 t bios_parser_enable_disp_power_gating
-ffffffff81c21f10 t bios_parser_post_init
-ffffffff81c21f40 t firmware_parser_destroy
-ffffffff81c22000 t bios_get_board_layout_info
-ffffffff81c22240 t get_bios_object
-ffffffff81c22380 t get_gpio_i2c_info
-ffffffff81c224a0 t get_firmware_info_v3_2
-ffffffff81c23000 T object_id_from_bios_object_id
-ffffffff81c24000 T bios_get_image
-ffffffff81c24040 T bios_is_accelerated_mode
-ffffffff81c240a0 T bios_set_scratch_acc_mode_change
-ffffffff81c24120 T bios_set_scratch_critical_state
-ffffffff81c241b0 T bios_get_vga_enabled_displays
-ffffffff81c25000 T dal_bios_parser_create
-ffffffff81c25070 T dal_bios_parser_destroy
-ffffffff81c26000 T dal_bios_parser_init_cmd_tbl
-ffffffff81c265a0 t encoder_control_digx_v3
-ffffffff81c26670 t encoder_control_digx_v4
-ffffffff81c26740 t encoder_control_digx_v5
-ffffffff81c26890 t encoder_control_dig1_v1
-ffffffff81c26910 t encoder_control_dig2_v1
-ffffffff81c26990 t encoder_control_dig_v1
-ffffffff81c269f0 t transmitter_control_v2
-ffffffff81c26bc0 t transmitter_control_v3
-ffffffff81c26d90 t transmitter_control_v4
-ffffffff81c26f40 t transmitter_control_v1_5
-ffffffff81c270c0 t transmitter_control_v1_6
-ffffffff81c27230 t set_pixel_clock_v3
-ffffffff81c273a0 t set_pixel_clock_v5
-ffffffff81c27500 t set_pixel_clock_v6
-ffffffff81c27660 t set_pixel_clock_v7
-ffffffff81c27820 t enable_spread_spectrum_on_ppll_v1
-ffffffff81c27930 t enable_spread_spectrum_on_ppll_v2
-ffffffff81c27a50 t enable_spread_spectrum_on_ppll_v3
-ffffffff81c27b50 t adjust_display_pll_v2
-ffffffff81c27bd0 t adjust_display_pll_v3
-ffffffff81c27d30 t dac1_encoder_control_v1
-ffffffff81c27da0 t dac2_encoder_control_v1
-ffffffff81c27e10 t dac1_output_control_v1
-ffffffff81c27e70 t dac2_output_control_v1
-ffffffff81c27ed0 t set_crtc_using_dtd_timing_v3
-ffffffff81c28030 t set_crtc_timing_v1
-ffffffff81c281c0 t select_crtc_source_v2
-ffffffff81c282c0 t select_crtc_source_v3
-ffffffff81c283d0 t enable_crtc_v1
-ffffffff81c28470 t enable_crtc_mem_req_v1
-ffffffff81c28510 t program_clock_v5
-ffffffff81c28610 t program_clock_v6
-ffffffff81c28710 t external_encoder_control_v3
-ffffffff81c288b0 t enable_disp_power_gating_v2_1
-ffffffff81c28970 t set_dce_clock_v2_1
-ffffffff81c29000 T dal_firmware_parser_init_cmd_tbl
-ffffffff81c292a0 t encoder_control_digx_v1_5
-ffffffff81c293f0 t transmitter_control_v1_6
-ffffffff81c29500 t set_pixel_clock_v7
-ffffffff81c29690 t set_crtc_using_dtd_timing_v3
-ffffffff81c297f0 t select_crtc_source_v3
-ffffffff81c29900 t enable_crtc_v1
-ffffffff81c299a0 t external_encoder_control_v3
-ffffffff81c299d0 t enable_disp_power_gating_v2_1
-ffffffff81c29a90 t set_dce_clock_v2_1
-ffffffff81c29bb0 t get_smu_clock_info_v3_1
-ffffffff81c2a000 T dal_bios_parser_init_cmd_tbl_helper
-ffffffff81c2a090 T dal_cmd_table_helper_controller_id_to_atom
-ffffffff81c2a1a0 T dal_cmd_table_helper_transmitter_bp_to_atom
-ffffffff81c2a210 T dal_cmd_table_helper_encoder_mode_bp_to_atom
-ffffffff81c2a2a0 T dal_cmd_table_helper_assign_control_parameter
-ffffffff81c2a360 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src
-ffffffff81c2a440 T dal_cmd_table_helper_encoder_id_to_atom
-ffffffff81c2b000 T dal_bios_parser_init_cmd_tbl_helper2
-ffffffff81c2b0a0 T dal_cmd_table_helper_controller_id_to_atom2
-ffffffff81c2b190 T dal_cmd_table_helper_transmitter_bp_to_atom2
-ffffffff81c2b200 T dal_cmd_table_helper_encoder_mode_bp_to_atom2
-ffffffff81c2b290 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src2
-ffffffff81c2b370 T dal_cmd_table_helper_encoder_id_to_atom2
-ffffffff81c2c000 T dal_cmd_tbl_helper_dce110_get_table
-ffffffff81c2c030 t encoder_action_to_atom
-ffffffff81c2c0a0 t engine_bp_to_atom
-ffffffff81c2c140 t clock_source_id_to_atom
-ffffffff81c2c1e0 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81c2c220 t signal_type_to_atom_dig_mode
-ffffffff81c2c280 t hpd_sel_to_atom
-ffffffff81c2c2c0 t dig_encoder_sel_to_atom
-ffffffff81c2c2f0 t phy_id_to_atom
-ffffffff81c2c330 t disp_power_gating_action_to_atom
-ffffffff81c2d000 T dal_cmd_tbl_helper_dce112_get_table2
-ffffffff81c2d030 t encoder_action_to_atom
-ffffffff81c2d0a0 t engine_bp_to_atom
-ffffffff81c2d140 t clock_source_id_to_atom
-ffffffff81c2d220 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81c2d260 t signal_type_to_atom_dig_mode
-ffffffff81c2d2c0 t hpd_sel_to_atom
-ffffffff81c2d300 t dig_encoder_sel_to_atom
-ffffffff81c2d330 t phy_id_to_atom
-ffffffff81c2d370 t disp_power_gating_action_to_atom
-ffffffff81c2d3e0 t dc_clock_type_to_atom
-ffffffff81c2d460 t transmitter_color_depth_to_atom
-ffffffff81c2e000 T dal_cmd_tbl_helper_dce112_get_table
+ffffffff81722740 T em_free_pci_resources
+ffffffff817229b0 T em_setup_interface
+ffffffff81722bc0 T em_update_link_status
+ffffffff81722da0 T em_local_timer
+ffffffff81722df0 T em_82547_move_tail
+ffffffff81722e20 T em_identify_hardware
+ffffffff81722f30 T em_allocate_pci_resources
+ffffffff81723340 T em_allocate_desc_rings
+ffffffff81723410 T em_hardware_init
+ffffffff817236c0 T em_update_stats_counters
+ffffffff81723a20 T em_start
+ffffffff81723d20 T em_encap
+ffffffff81724170 T em_82547_move_tail_locked
+ffffffff81724390 T em_82547_update_fifo_head
+ffffffff817243e0 T em_ioctl
+ffffffff817245f0 T em_init
+ffffffff817249e0 T em_disable_intr
+ffffffff81724ae0 T em_iff
+ffffffff81724e00 T em_initialize_receive_unit
+ffffffff81725380 T em_enable_intr
+ffffffff817254e0 T em_watchdog
+ffffffff81725690 T em_enable_hw_vlans
+ffffffff81725720 T em_setup_transmit_structures
+ffffffff817258a0 T em_initialize_transmit_unit
+ffffffff81725dd0 T em_setup_receive_structures
+ffffffff81725eb0 T em_setup_queues_msix
+ffffffff81726340 T em_intr
+ffffffff817264e0 T em_txeof
+ffffffff817266b0 T em_rxeof
+ffffffff81726b90 T em_rxrefill
+ffffffff81726c90 T em_media_status
+ffffffff81726ec0 T em_flowstatus
+ffffffff81726fd0 T em_media_change
+ffffffff81727130 T em_transmit_checksum_setup
+ffffffff81727210 T em_fill_descriptors
+ffffffff81727290 T em_82547_fifo_workaround
+ffffffff817272f0 T em_82547_tx_fifo_reset
+ffffffff81727740 T em_pci_clear_mwi
+ffffffff81727770 T em_pci_set_mwi
+ffffffff817277a0 T em_smartspeed
+ffffffff81727990 T em_flush_desc_rings
+ffffffff81727ac0 T em_free_transmit_structures
+ffffffff81727c00 T em_free_receive_structures
+ffffffff81727d90 T em_legacy_irq_quirk_spt
+ffffffff81727e70 T em_allocate_msix
+ffffffff81728080 T em_allocate_legacy
+ffffffff817281a0 T em_dma_free
+ffffffff81728210 T em_disable_aspm
+ffffffff817282e0 T em_dma_malloc
+ffffffff81728470 T em_allocate_transmit_structures
+ffffffff81728520 T em_get_buf
+ffffffff81728680 T em_allocate_receive_structures
+ffffffff817287e0 T em_rxfill
+ffffffff81728930 T em_receive_checksum
+ffffffff817289a0 T em_write_pci_cfg
+ffffffff81728a10 T em_read_pci_cfg
+ffffffff81728a80 T em_read_pcie_cap_reg
+ffffffff81728ab0 T em_flush_tx_ring
+ffffffff81728c20 T em_flush_rx_ring
+ffffffff81728de0 T em_queue_intr_msix
+ffffffff81728f20 T em_link_intr_msix
+ffffffff81729040 T em_enable_queue_intr_msix
+ffffffff8172a000 T em_set_mac_type
+ffffffff8172a980 T em_set_media_type
+ffffffff8172ab50 T em_translate_82542_register
+ffffffff8172ad70 T em_reset_hw
+ffffffff8172b990 T em_disable_pciex_master
+ffffffff8172ba60 T em_check_phy_reset_block
+ffffffff8172bb20 T em_gate_hw_phy_config_ich8lan
+ffffffff8172bbb0 t em_get_software_flag
+ffffffff8172bd30 T em_hv_phy_workarounds_ich8lan
+ffffffff8172c0c0 T em_lv_phy_workarounds_ich8lan
+ffffffff8172c1c0 t em_phy_init_script
+ffffffff8172c440 T em_read_eeprom
+ffffffff8172cb40 T em_set_eee_i350
+ffffffff8172cc60 T em_init_hw
+ffffffff8172e8a0 T em_phy_reset
+ffffffff8172eaf0 T em_clear_vfta_i350
+ffffffff8172ecf0 T em_read_phy_reg
+ffffffff8172eec0 T em_setup_link
+ffffffff81731830 T em_enable_tx_pkt_filtering
+ffffffff81731c10 T em_clear_hw_cntrs
+ffffffff817324f0 T em_write_phy_reg
+ffffffff81732690 T em_power_up_serdes_link_82575
+ffffffff81732750 T em_copper_link_autoneg
+ffffffff81732880 T em_phy_setup_autoneg
+ffffffff817329f0 T em_copper_link_postconfig
+ffffffff81732ac0 T em_config_collision_dist
+ffffffff81732b40 t em_config_mac_to_phy
+ffffffff81732cb0 t em_config_fc_after_link_up
+ffffffff81732fc0 t em_config_dsp_after_link_change
+ffffffff817338c0 T em_force_mac_fc
+ffffffff81733990 T em_check_for_link
+ffffffff81734180 T em_get_pcs_speed_and_duplex_82575
+ffffffff81734240 T em_k1_gig_workaround_hv
+ffffffff81734360 T em_link_stall_workaround_hv
+ffffffff81734430 T em_k1_workaround_lv
+ffffffff817344f0 T em_k1_workaround_lpt_lp
+ffffffff817347c0 T em_set_eee_pchlan
+ffffffff81734850 t em_polarity_reversal_workaround
+ffffffff81734a90 T em_get_speed_and_duplex
+ffffffff81734f70 T em_access_phy_wakeup_reg_bm
+ffffffff817350d0 t em_write_phy_reg_ex
+ffffffff81735260 t em_read_phy_reg_ex
+ffffffff81735640 T em_access_phy_debug_regs_hv
+ffffffff81735720 T em_access_phy_reg_hv
+ffffffff817358e0 t em_swfw_sync_acquire
+ffffffff81735aa0 t em_swfw_sync_release
+ffffffff81735c30 T em_phy_hw_reset
+ffffffff817362a0 T em_oem_bits_config_pchlan
+ffffffff81736490 T em_initialize_M88E1512_phy
+ffffffff81736650 T em_init_eeprom_params
+ffffffff81736ba0 T em_get_flash_presence_i210
+ffffffff81736c00 t em_acquire_eeprom
+ffffffff81736df0 t em_read_eeprom_ich8
+ffffffff81736fd0 t em_release_eeprom
+ffffffff81737130 t em_standby_eeprom
+ffffffff81737330 t em_shift_out_ee_bits
+ffffffff817374c0 t em_shift_in_ee_bits
+ffffffff81737600 T em_validate_eeprom_checksum
+ffffffff817377a0 T em_write_eeprom
+ffffffff81737d20 T em_update_eeprom_checksum
+ffffffff81737e50 t em_commit_shadow_ram
+ffffffff817383e0 T em_read_part_num
+ffffffff81738470 T em_read_mac_addr
+ffffffff81738600 T em_mc_addr_list_update
+ffffffff81738840 T em_hash_mc_addr
+ffffffff81738940 T em_rar_set
+ffffffff81738a30 T em_mta_set
+ffffffff81738ba0 T em_tbi_adjust_stats
+ffffffff81738cf0 T em_get_bus_info
+ffffffff81738e80 T em_check_mng_mode
+ffffffff81738ef0 T em_valid_nvm_bank_detect_ich8lan
+ffffffff817390a0 T em_read_eeprom_spt
+ffffffff81739390 T em_read_ich8_data32
+ffffffff81739520 t em_ich8_cycle_init
+ffffffff817396e0 t em_ich8_flash_cycle
+ffffffff81739830 T em_configure_k1_ich8lan
+ffffffff81739a50 t em_get_hw_eeprom_semaphore
+ffffffff81739bd0 t em_shift_out_mdi_bits
+ffffffff81739d40 t em_erase_ich8_4k_segment
+ffffffff81739f80 t em_write_ich8_byte
+ffffffff8173a110 t em_read_ich8_data
+ffffffff8173b000 T em_lookup_gcu
+ffffffff8173b030 T em_attach_miibus
+ffffffff8173b060 T gcu_miibus_readreg
+ffffffff8173b1d0 T gcu_miibus_writereg
+ffffffff8173b310 T gcu_miibus_statchg
+ffffffff8173c000 T ixgb_probe
+ffffffff8173c020 T ixgb_attach
+ffffffff8173c470 T ixgb_local_timer
+ffffffff8173c520 T ixgb_identify_hardware
+ffffffff8173c630 T ixgb_allocate_pci_resources
+ffffffff8173c7d0 T ixgb_dma_malloc
+ffffffff8173c9f0 T ixgb_hardware_init
+ffffffff8173caa0 T ixgb_setup_interface
+ffffffff8173cbd0 T ixgb_update_stats_counters
+ffffffff8173d4d0 T ixgb_update_link_status
+ffffffff8173d560 T ixgb_dma_free
+ffffffff8173d610 T ixgb_free_pci_resources
+ffffffff8173d690 T ixgb_start
+ffffffff8173d810 T ixgb_encap
+ffffffff8173da10 T ixgb_ioctl
+ffffffff8173dcb0 T ixgb_init
+ffffffff8173e170 T ixgb_set_promisc
+ffffffff8173e1f0 T ixgb_stop
+ffffffff8173e270 T ixgb_disable_intr
+ffffffff8173e2a0 T ixgb_set_multi
+ffffffff8173e3c0 T ixgb_enable_intr
+ffffffff8173e410 T ixgb_watchdog
+ffffffff8173e4a0 T ixgb_enable_hw_vlans
+ffffffff8173e500 T ixgb_setup_transmit_structures
+ffffffff8173e6d0 T ixgb_initialize_transmit_unit
+ffffffff8173e840 T ixgb_setup_receive_structures
+ffffffff8173e8c0 T ixgb_initialize_receive_unit
+ffffffff8173eb60 T ixgb_intr
+ffffffff8173ed70 T ixgb_rxeof
+ffffffff8173f1a0 T ixgb_txeof
+ffffffff8173f370 T ixgb_media_status
+ffffffff8173f470 T ixgb_media_change
+ffffffff8173f4b0 T ixgb_free_transmit_structures
+ffffffff8173f5e0 T ixgb_free_receive_structures
+ffffffff8173f710 T ixgb_allocate_transmit_structures
+ffffffff8173f790 T ixgb_transmit_checksum_setup
+ffffffff8173f880 T ixgb_get_buf
+ffffffff8173fa30 T ixgb_allocate_receive_structures
+ffffffff8173fbf0 T ixgb_receive_checksum
+ffffffff8173fc50 T ixgb_write_pci_cfg
+ffffffff81740000 T ixgb_validate_eeprom_checksum
+ffffffff81740080 T ixgb_read_eeprom
+ffffffff817402f0 T ixgb_update_eeprom_checksum
+ffffffff81740350 T ixgb_write_eeprom
+ffffffff81740850 t ixgb_shift_out_bits
+ffffffff81740990 T ixgb_get_eeprom_data
+ffffffff81740a30 T ixgb_get_eeprom_word
+ffffffff81740b10 T ixgb_get_ee_mac_addr
+ffffffff81740c00 T ixgb_get_ee_pba_number
+ffffffff81740cc0 T ixgb_get_ee_device_id
+ffffffff81741000 T ixgb_mac_reset
+ffffffff817411e0 T ixgb_adapter_stop
+ffffffff81741320 T ixgb_init_hw
+ffffffff81741650 T ixgb_init_rx_addrs
+ffffffff81741790 T mac_addr_valid
+ffffffff81741800 T ixgb_clear_vfta
+ffffffff81741880 T ixgb_clear_hw_cntrs
+ffffffff81741f50 T ixgb_setup_fc
+ffffffff817420f0 T ixgb_check_for_link
+ffffffff81742220 T ixgb_rar_set
+ffffffff817422a0 T ixgb_mc_addr_list_update
+ffffffff81742550 T ixgb_write_vfta
+ffffffff81742580 T ixgb_read_phy_reg
+ffffffff81742710 T ixgb_write_phy_reg
+ffffffff817428c0 T ixgb_check_for_bad_link
+ffffffff81742980 T ixgb_led_on
+ffffffff817429d0 T ixgb_led_off
+ffffffff81743000 T ixgbe_probe
+ffffffff81743020 T ixgbe_attach
+ffffffff81743610 T ixgbe_detach
+ffffffff81743840 T ixgbe_local_timer
+ffffffff81743900 T ixgbe_rxrefill
+ffffffff817439a0 T ixgbe_identify_hardware
+ffffffff81743a70 T ixgbe_allocate_pci_resources
+ffffffff81743ba0 T ixgbe_allocate_queues
+ffffffff81744040 T ixgbe_allocate_msix
+ffffffff81744250 T ixgbe_allocate_legacy
+ffffffff81744370 T ixgbe_setup_interface
+ffffffff81744480 T ixgbe_update_stats_counters
+ffffffff81744530 T ixgbe_free_transmit_structures
+ffffffff817445a0 T ixgbe_free_receive_structures
+ffffffff81744660 T ixgbe_free_pci_resources
+ffffffff81744740 T ixgbe_stop
+ffffffff817449d0 T ixgbe_start
+ffffffff81744bb0 T ixgbe_encap
+ffffffff81744db0 T ixgbe_ioctl
+ffffffff81745130 T ixgbe_init
+ffffffff81745da0 T ixgbe_rxrinfo
+ffffffff81745ef0 T ixgbe_get_sffpage
+ffffffff81746090 T ixgbe_disable_intr
+ffffffff81746160 T ixgbe_iff
+ffffffff817462e0 T ixgbe_enable_intr
+ffffffff817463f0 T ixgbe_enable_queues
+ffffffff81746500 T ixgbe_watchdog
+ffffffff81746720 T ixgbe_setup_transmit_structures
+ffffffff81746830 T ixgbe_initialize_transmit_units
+ffffffff81746b10 T ixgbe_setup_receive_structures
+ffffffff81746c30 T ixgbe_initialize_receive_units
+ffffffff81746f80 T ixgbe_config_gpie
+ffffffff81747060 T ixgbe_setup_vlan_hw_support
+ffffffff817471e0 T ixgbe_configure_ivars
+ffffffff81747390 T ixgbe_set_ivar
+ffffffff81747530 T ixgbe_config_link
+ffffffff817476d0 T ixgbe_config_delay_values
+ffffffff817477e0 T ixgbe_enable_queue
+ffffffff817478b0 T ixgbe_disable_queue
+ffffffff81747980 T ixgbe_link_intr
+ffffffff81747990 T ixgbe_intr
+ffffffff81747dd0 T ixgbe_queue_intr
+ffffffff81747f20 T ixgbe_rxeof
+ffffffff817482b0 T ixgbe_txeof
+ffffffff81748450 T ixgbe_rxfill
+ffffffff81748580 T ixgbe_legacy_intr
+ffffffff81748740 T ixgbe_update_link_status
+ffffffff81748840 T ixgbe_handle_mod
+ffffffff81748960 T ixgbe_handle_msf
+ffffffff81748a30 T ixgbe_handle_phy
+ffffffff81748ac0 T ixgbe_media_status
+ffffffff81748d60 T ixgbe_media_change
+ffffffff81748e00 T ixgbe_tx_ctx_setup
+ffffffff81748fe0 T ixgbe_mc_array_itr
+ffffffff81749020 T ixgbe_setup_msix
+ffffffff81749080 T ixgbe_add_media_types
+ffffffff81749320 T ixgbe_dma_malloc
+ffffffff81749540 T ixgbe_dma_free
+ffffffff817495f0 T ixgbe_allocate_transmit_buffers
+ffffffff81749750 T ixgbe_setup_transmit_ring
+ffffffff817497e0 T ixgbe_free_transmit_buffers
+ffffffff81749900 T ixgbe_get_buf
+ffffffff81749a40 T ixgbe_allocate_receive_buffers
+ffffffff81749b70 T ixgbe_setup_receive_ring
+ffffffff81749c60 T ixgbe_initialize_rss_mapping
+ffffffff81749ee0 T ixgbe_free_receive_buffers
+ffffffff8174a000 T ixgbe_rx_checksum
+ffffffff8174a050 T ixgbe_read_pci_cfg
+ffffffff8174a0b0 T ixgbe_write_pci_cfg
+ffffffff8174b000 T ixgbe_init_ops_generic
+ffffffff8174b260 T ixgbe_init_eeprom_params_generic
+ffffffff8174b310 T ixgbe_read_eerd_generic
+ffffffff8174b420 T ixgbe_read_eeprom_bit_bang_generic
+ffffffff8174b750 T ixgbe_write_eeprom_generic
+ffffffff8174bc40 T ixgbe_validate_eeprom_checksum_generic
+ffffffff8174bd00 T ixgbe_update_eeprom_checksum_generic
+ffffffff8174bd80 T ixgbe_calc_eeprom_checksum_generic
+ffffffff8174bf30 T ixgbe_init_hw_generic
+ffffffff8174bf80 T ixgbe_start_hw_generic
+ffffffff8174c0a0 T ixgbe_clear_hw_cntrs_generic
+ffffffff8174cac0 T ixgbe_enable_rx_dma_generic
+ffffffff8174cb20 T ixgbe_get_mac_addr_generic
+ffffffff8174cbb0 T ixgbe_stop_adapter_generic
+ffffffff8174cd30 T ixgbe_get_bus_info_generic
+ffffffff8174cde0 T ixgbe_set_lan_id_multi_port_pcie
+ffffffff8174ceb0 T ixgbe_acquire_swfw_sync
+ffffffff8174d100 T ixgbe_release_swfw_sync
+ffffffff8174d1b0 T prot_autoc_read_generic
+ffffffff8174d210 T prot_autoc_write_generic
+ffffffff8174d260 T ixgbe_led_on_generic
+ffffffff8174d320 T ixgbe_led_off_generic
+ffffffff8174d3d0 T ixgbe_blink_led_start_generic
+ffffffff8174d550 T ixgbe_blink_led_stop_generic
+ffffffff8174d660 T ixgbe_set_rar_generic
+ffffffff8174d780 T ixgbe_clear_rar_generic
+ffffffff8174d870 T ixgbe_init_rx_addrs_generic
+ffffffff8174da80 T ixgbe_update_mc_addr_list_generic
+ffffffff8174dc80 T ixgbe_enable_mc_generic
+ffffffff8174dcf0 T ixgbe_disable_mc_generic
+ffffffff8174dd50 T ixgbe_enable_rx_generic
+ffffffff8174de20 T ixgbe_disable_rx_generic
+ffffffff8174df10 T ixgbe_fc_enable_generic
+ffffffff8174e350 T ixgbe_setup_fc_generic
+ffffffff8174e620 T ixgbe_fc_autoneg
+ffffffff8174e910 T ixgbe_device_supports_autoneg_fc
+ffffffff8174ea10 T ixgbe_start_hw_gen2
+ffffffff8174ebf0 T ixgbe_identify_phy
+ffffffff8174ec40 T ixgbe_set_pci_config_data_generic
+ffffffff8174ecc0 T ixgbe_disable_rx
+ffffffff8174ed00 T ixgbe_disable_pcie_master
+ffffffff8174ee50 T ixgbe_read_eerd_buffer_generic
+ffffffff8174ef90 T ixgbe_poll_eerd_eewr_done
+ffffffff8174f040 T ixgbe_write_eewr_buffer_generic
+ffffffff8174f1d0 T ixgbe_write_eewr_generic
+ffffffff8174f210 T ixgbe_acquire_eeprom
+ffffffff8174f3a0 T ixgbe_get_eeprom_semaphore
+ffffffff8174f5c0 T ixgbe_release_eeprom_semaphore
+ffffffff8174f630 T ixgbe_ready_eeprom
+ffffffff8174f7a0 T ixgbe_shift_out_eeprom_bits
+ffffffff8174f960 T ixgbe_shift_in_eeprom_bits
+ffffffff8174fac0 T ixgbe_standby_eeprom
+ffffffff8174fba0 T ixgbe_raise_eeprom_clk
+ffffffff8174fc10 T ixgbe_lower_eeprom_clk
+ffffffff8174fc80 T ixgbe_release_eeprom
+ffffffff8174fd60 T ixgbe_validate_mac_addr
+ffffffff8174fde0 T ixgbe_init_uta_tables
+ffffffff8174fe20 T ixgbe_add_uc_addr
+ffffffff8174fe90 T ixgbe_mta_vector
+ffffffff8174ff30 T ixgbe_set_mta
+ffffffff8174fff0 T ixgbe_negotiate_fc
+ffffffff817500b0 T ixgbe_fc_autoneg_fiber
+ffffffff817501d0 T ixgbe_fc_autoneg_backplane
+ffffffff81750340 T ixgbe_fc_autoneg_copper
+ffffffff81750460 T ixgbe_disable_sec_rx_path_generic
+ffffffff81750520 T ixgbe_enable_sec_rx_path_generic
+ffffffff817505b0 T ixgbe_enable_rx
+ffffffff817505f0 T ixgbe_get_pcie_msix_count_generic
+ffffffff81750670 T ixgbe_insert_mac_addr_generic
+ffffffff81750890 T ixgbe_set_vmdq
+ffffffff817508d0 T ixgbe_set_rar
+ffffffff81750910 T ixgbe_clear_vmdq
+ffffffff81750950 T ixgbe_clear_vmdq_generic
+ffffffff81750ae0 T ixgbe_set_vmdq_generic
+ffffffff81750b90 T ixgbe_init_uta_tables_generic
+ffffffff81750c10 T ixgbe_find_vlvf_slot
+ffffffff81750cd0 T ixgbe_set_vfta_generic
+ffffffff81750de0 T ixgbe_set_vlvf_generic
+ffffffff81751080 T ixgbe_clear_vfta_generic
+ffffffff81751170 T ixgbe_need_crosstalk_fix
+ffffffff817511c0 T ixgbe_check_mac_link_generic
+ffffffff817513e0 T ixgbe_get_device_caps_generic
+ffffffff81751430 T ixgbe_calculate_checksum
+ffffffff817514f0 T ixgbe_hic_unlocked
+ffffffff817516d0 T ixgbe_host_interface_command
+ffffffff817518a0 T ixgbe_clear_tx_pending
+ffffffff81751a90 T ixgbe_mng_present
+ffffffff81751af0 T ixgbe_mng_enabled
+ffffffff81751bb0 T ixgbe_setup_mac_link_multispeed_fiber
+ffffffff81751f80 T ixgbe_flap_tx_laser
+ffffffff81751fc0 T ixgbe_check_link
+ffffffff81752000 T ixgbe_set_soft_rate_select_speed
+ffffffff817520f0 T ixgbe_init_shared_code
+ffffffff817521a0 T ixgbe_set_mac_type
+ffffffff81752350 T ixgbe_init_hw
+ffffffff81752390 T ixgbe_get_media_type
+ffffffff817523d0 T ixgbe_read_mbx
+ffffffff81752420 T ixgbe_write_mbx
+ffffffff81752470 T ixgbe_check_for_msg
+ffffffff817524b0 T ixgbe_check_for_ack
+ffffffff817524f0 T ixgbe_check_for_rst
+ffffffff81752530 T ixgbe_poll_for_msg
+ffffffff817525e0 T ixgbe_poll_for_ack
+ffffffff81752690 T ixgbe_read_posted_mbx
+ffffffff81752780 T ixgbe_write_posted_mbx
+ffffffff81752850 T ixgbe_init_mbx_ops_generic
+ffffffff81752890 T ixgbe_read_v2p_mailbox
+ffffffff81752900 T ixgbe_check_for_bit_pf
+ffffffff81752990 T ixgbe_check_for_msg_pf
+ffffffff81752a40 T ixgbe_check_for_ack_pf
+ffffffff81752ae0 T ixgbe_check_for_rst_pf
+ffffffff81752bc0 T ixgbe_obtain_mbx_lock_pf
+ffffffff81752c50 T ixgbe_write_mbx_pf
+ffffffff81752e30 T ixgbe_read_mbx_pf
+ffffffff81752f50 T ixgbe_init_mbx_params_pf
+ffffffff81754000 T ixgbe_set_pcie_completion_timeout
+ffffffff81754090 T ixgbe_init_ops_82598
+ffffffff817541e0 T ixgbe_init_phy_ops_82598
+ffffffff817542d0 T ixgbe_start_hw_82598
+ffffffff81754490 T ixgbe_reset_hw_82598
+ffffffff817547d0 T ixgbe_get_media_type_82598
+ffffffff81754890 T ixgbe_get_supported_physical_layer_82598
+ffffffff81754a80 T ixgbe_read_analog_reg8_82598
+ffffffff81754b30 T ixgbe_write_analog_reg8_82598
+ffffffff81754bb0 T ixgbe_set_lan_id_multi_port_pcie_82598
+ffffffff81754c50 T ixgbe_enable_rx_dma_82598
+ffffffff81754ca0 T ixgbe_set_vmdq_82598
+ffffffff81754d50 T ixgbe_clear_vmdq_82598
+ffffffff81754e00 T ixgbe_set_vfta_82598
+ffffffff81754f30 T ixgbe_clear_vfta_82598
+ffffffff817550e0 T ixgbe_fc_enable_82598
+ffffffff81755540 T ixgbe_read_i2c_eeprom_82598
+ffffffff81755560 T ixgbe_check_mac_link_82598
+ffffffff81755800 T ixgbe_setup_mac_link_82598
+ffffffff817559d0 T ixgbe_get_link_capabilities_82598
+ffffffff81755aa0 T ixgbe_setup_copper_link_82598
+ffffffff81755bc0 T ixgbe_start_mac_link_82598
+ffffffff81755ce0 T ixgbe_validate_link_ready
+ffffffff81755da0 T ixgbe_read_i2c_phy_82598
+ffffffff81756000 T ixgbe_init_mac_link_ops_82599
+ffffffff81756190 T ixgbe_disable_tx_laser_multispeed_fiber
+ffffffff81756250 T ixgbe_enable_tx_laser_multispeed_fiber
+ffffffff817562d0 T ixgbe_flap_tx_laser_multispeed_fiber
+ffffffff81756410 T ixgbe_setup_mac_link_82599
+ffffffff817566c0 T ixgbe_set_hard_rate_select_speed
+ffffffff81756780 T ixgbe_verify_lesm_fw_enabled_82599
+ffffffff81756840 T ixgbe_setup_mac_link_smartspeed
+ffffffff81756bd0 T ixgbe_init_phy_ops_82599
+ffffffff81756d20 T ixgbe_read_i2c_byte_82599
+ffffffff81756eb0 T ixgbe_write_i2c_byte_82599
+ffffffff81757040 T ixgbe_setup_copper_link_82599
+ffffffff817570a0 T ixgbe_setup_sfp_modules_82599
+ffffffff81757260 T prot_autoc_read_82599
+ffffffff81757370 T prot_autoc_write_82599
+ffffffff817574e0 T ixgbe_reset_pipeline_82599
+ffffffff81757660 T ixgbe_init_ops_82599
+ffffffff81757840 T ixgbe_identify_phy_82599
+ffffffff817578d0 T ixgbe_reset_hw_82599
+ffffffff81757c80 T ixgbe_get_media_type_82599
+ffffffff81757db0 T ixgbe_get_supported_physical_layer_82599
+ffffffff81757f70 T ixgbe_enable_rx_dma_82599
+ffffffff81757fe0 T ixgbe_read_analog_reg8_82599
+ffffffff81758090 T ixgbe_write_analog_reg8_82599
+ffffffff81758110 T ixgbe_start_hw_82599
+ffffffff81758210 T ixgbe_get_link_capabilities_82599
+ffffffff81758340 T ixgbe_stop_mac_link_on_d3_82599
+ffffffff81758400 T ixgbe_read_eeprom_82599
+ffffffff81758430 T ixgbe_start_mac_link_82599
+ffffffff81758610 T ixgbe_verify_fw_version_82599
+ffffffff81759000 T ixgbe_init_ops_X540
+ffffffff81759220 T ixgbe_init_eeprom_params_X540
+ffffffff817592a0 T ixgbe_read_eerd_X540
+ffffffff81759330 T ixgbe_write_eewr_X540
+ffffffff817593c0 T ixgbe_update_eeprom_checksum_X540
+ffffffff81759490 T ixgbe_validate_eeprom_checksum_X540
+ffffffff81759580 T ixgbe_calc_eeprom_checksum_X540
+ffffffff81759720 T ixgbe_reset_hw_X540
+ffffffff81759900 T ixgbe_get_media_type_X540
+ffffffff81759930 T ixgbe_get_supported_physical_layer_X540
+ffffffff817599b0 T ixgbe_start_hw_X540
+ffffffff81759a00 T ixgbe_acquire_swfw_sync_X540
+ffffffff81759ea0 T ixgbe_release_swfw_sync_X540
+ffffffff81759fe0 T ixgbe_init_swfw_sync_X540
+ffffffff8175a0c0 T ixgbe_setup_mac_link_X540
+ffffffff8175a0e0 T ixgbe_blink_led_start_X540
+ffffffff8175a200 T ixgbe_blink_led_stop_X540
+ffffffff8175a300 T ixgbe_get_link_capabilities_X540
+ffffffff8175a340 T ixgbe_update_flash_X540
+ffffffff8175a530 T ixgbe_poll_flash_update_done_X540
+ffffffff8175a5d0 T ixgbe_get_swfw_sync_semaphore
+ffffffff8175a760 T ixgbe_release_swfw_sync_semaphore
+ffffffff8175b000 T ixgbe_init_ops_X550
+ffffffff8175b110 T ixgbe_dmac_config_X550
+ffffffff8175b1f0 T ixgbe_dmac_config_tcs_X550
+ffffffff8175b340 T ixgbe_dmac_update_tcs_X550
+ffffffff8175b400 T ixgbe_set_source_address_pruning_X550
+ffffffff8175b4e0 T ixgbe_init_eeprom_params_X550
+ffffffff8175b560 T ixgbe_calc_eeprom_checksum_X550
+ffffffff8175b570 T ixgbe_read_ee_hostif_X550
+ffffffff8175b640 T ixgbe_write_ee_hostif_X550
+ffffffff8175b700 T ixgbe_update_eeprom_checksum_X550
+ffffffff8175b890 T ixgbe_validate_eeprom_checksum_X550
+ffffffff8175b9d0 T ixgbe_disable_rx_x550
+ffffffff8175baf0 T ixgbe_led_on_t_X550em
+ffffffff8175bbb0 T ixgbe_led_off_t_X550em
+ffffffff8175bc70 T ixgbe_read_cs4227
+ffffffff8175bca0 T ixgbe_write_cs4227
+ffffffff8175bcc0 T ixgbe_read_pe
+ffffffff8175bd10 T ixgbe_write_pe
+ffffffff8175bd60 T ixgbe_reset_cs4227
+ffffffff8175bff0 T ixgbe_check_cs4227
+ffffffff8175c1c0 T ixgbe_setup_mux_ctl
+ffffffff8175c240 T ixgbe_identify_phy_x550em
+ffffffff8175c450 T ixgbe_read_mng_if_sel_x550em
+ffffffff8175c4c0 T ixgbe_fw_phy_activity
+ffffffff8175c5f0 T ixgbe_get_phy_id_fw
+ffffffff8175c710 T ixgbe_identify_phy_fw
+ffffffff8175c760 T ixgbe_shutdown_fw_phy
+ffffffff8175c7c0 T ixgbe_read_phy_reg_x550em
+ffffffff8175c7f0 T ixgbe_write_phy_reg_x550em
+ffffffff8175c820 T ixgbe_init_ops_X550EM
+ffffffff8175caf0 T ixgbe_get_bus_info_X550em
+ffffffff8175cb40 T ixgbe_get_media_type_X550em
+ffffffff8175cc30 T ixgbe_setup_sfp_modules_X550em
+ffffffff8175cdc0 T ixgbe_get_link_capabilities_X550em
+ffffffff8175ce90 T ixgbe_reset_hw_X550em
+ffffffff8175d390 T ixgbe_get_supported_physical_layer_X550em
+ffffffff8175d510 T ixgbe_setup_fc_X550em
+ffffffff8175d680 T ixgbe_init_phy_ops_X550em
+ffffffff8175db40 T ixgbe_setup_fw_link
+ffffffff8175dc70 T ixgbe_fc_autoneg_fw
+ffffffff8175dc90 T ixgbe_setup_eee_fw
+ffffffff8175dcf0 T ixgbe_init_ops_X550EM_a
+ffffffff8175de20 T ixgbe_read_iosf_sb_reg_x550
+ffffffff8175dfa0 T ixgbe_write_iosf_sb_reg_x550
+ffffffff8175e110 T ixgbe_read_iosf_sb_reg_x550a
+ffffffff8175e1a0 T ixgbe_write_iosf_sb_reg_x550a
+ffffffff8175e230 T ixgbe_acquire_swfw_sync_X550a
+ffffffff8175e380 T ixgbe_release_swfw_sync_X550a
+ffffffff8175e410 T ixgbe_fc_autoneg_fiber_x550em_a
+ffffffff8175e450 T ixgbe_fc_autoneg_backplane_x550em_a
+ffffffff8175e5b0 T ixgbe_setup_fc_backplane_x550em_a
+ffffffff8175e7a0 T ixgbe_fc_autoneg_sgmii_x550em_a
+ffffffff8175e890 T ixgbe_init_ops_X550EM_x
+ffffffff8175e950 T ixgbe_acquire_swfw_sync_X550em
+ffffffff8175ea10 T ixgbe_release_swfw_sync_X550em
+ffffffff8175eaa0 T ixgbe_iosf_wait
+ffffffff8175eb50 T ixgbe_get_phy_token
+ffffffff8175ebe0 T ixgbe_put_phy_token
+ffffffff8175ec50 T ixgbe_supported_sfp_modules_X550em
+ffffffff8175ecd0 T ixgbe_identify_sfp_module_X550em
+ffffffff8175ed40 T ixgbe_init_mac_link_ops_X550em
+ffffffff8175ee80 T ixgbe_restart_an_internal_phy_x550em
+ffffffff8175ef90 T ixgbe_setup_sgmii
+ffffffff8175f230 T ixgbe_setup_sgmii_fw
+ffffffff8175f500 T ixgbe_setup_mac_link_sfp_x550a
+ffffffff8175f6f0 T ixgbe_setup_mac_link_sfp_x550em
+ffffffff8175f7b0 T ixgbe_setup_mac_link_t_X550em
+ffffffff8175f850 T ixgbe_check_link_t_X550em
+ffffffff8175f920 T ixgbe_get_lasi_ext_t_x550em
+ffffffff8175faa0 T ixgbe_enable_lasi_ext_t_x550em
+ffffffff8175fc30 T ixgbe_setup_kr_speed_x550em
+ffffffff8175fe40 T ixgbe_reset_phy_fw
+ffffffff8175fef0 T ixgbe_check_overtemp_fw
+ffffffff8175ff80 T ixgbe_read_phy_reg_x550a
+ffffffff81760020 T ixgbe_write_phy_reg_x550a
+ffffffff817600d0 T ixgbe_setup_kr_x550em
+ffffffff81760140 T ixgbe_setup_internal_phy_t_x550em
+ffffffff817602d0 T ixgbe_enter_lplu_t_x550em
+ffffffff817605a0 T ixgbe_handle_lasi_ext_t_x550em
+ffffffff81760600 T ixgbe_reset_phy_t_X550em
+ffffffff81760650 T ixgbe_set_mdio_speed
+ffffffff81760720 T ixgbe_init_ext_t_x550em
+ffffffff817607d0 T ixgbe_setup_sfi_x550a
+ffffffff81760980 T ixgbe_setup_ixfi_x550em_x
+ffffffff81760b60 T ixgbe_setup_ixfi_x550em
+ffffffff81760d40 T ixgbe_ext_phy_t_x550em_get_link
+ffffffff81760dd0 T ixgbe_setup_phy_loopback_x550em
+ffffffff81760fc0 T ixgbe_read_ee_hostif_buffer_X550
+ffffffff81761160 T ixgbe_write_ee_hostif_data_X550
+ffffffff817611c0 T ixgbe_checksum_ptr_x550
+ffffffff81761350 T ixgbe_calc_checksum_X550
+ffffffff817614e0 T ixgbe_update_flash_X550
+ffffffff81761530 T ixgbe_get_lcd_t_x550em
+ffffffff817615f0 T ixgbe_set_mux
+ffffffff81762000 T ixgbe_read_i2c_combined_generic_int
+ffffffff81762250 T ixgbe_i2c_start
+ffffffff817623b0 T ixgbe_clock_in_i2c_byte
+ffffffff817624a0 T ixgbe_clock_out_i2c_bit
+ffffffff817625b0 T ixgbe_i2c_stop
+ffffffff81762710 T ixgbe_i2c_bus_clear
+ffffffff81762830 T ixgbe_read_i2c_combined_generic
+ffffffff81762850 T ixgbe_read_i2c_combined_generic_unlocked
+ffffffff81762870 T ixgbe_write_i2c_combined_generic_int
+ffffffff81762a50 T ixgbe_write_i2c_combined_generic
+ffffffff81762a70 T ixgbe_write_i2c_combined_generic_unlocked
+ffffffff81762a90 T ixgbe_init_phy_ops_generic
+ffffffff81762bc0 T ixgbe_identify_phy_generic
+ffffffff817630a0 T ixgbe_reset_phy_generic
+ffffffff81763230 T ixgbe_read_phy_reg_generic
+ffffffff817632d0 T ixgbe_write_phy_reg_generic
+ffffffff81763380 T ixgbe_read_phy_reg_mdi
+ffffffff81763510 T ixgbe_write_phy_reg_mdi
+ffffffff817636a0 T ixgbe_setup_phy_link_generic
+ffffffff81763960 T ixgbe_setup_phy_link_speed_generic
+ffffffff817639e0 T ixgbe_get_phy_firmware_version_generic
+ffffffff81763a00 T ixgbe_read_i2c_byte_generic
+ffffffff81763a20 T ixgbe_write_i2c_byte_generic
+ffffffff81763a40 T ixgbe_read_i2c_eeprom_generic
+ffffffff81763a60 T ixgbe_write_i2c_eeprom_generic
+ffffffff81763a80 T ixgbe_identify_module_generic
+ffffffff81763af0 T ixgbe_read_i2c_byte_generic_unlocked
+ffffffff81763b10 T ixgbe_write_i2c_byte_generic_unlocked
+ffffffff81763b30 T ixgbe_tn_check_overtemp
+ffffffff81763ba0 T ixgbe_check_reset_blocked
+ffffffff81763c00 T ixgbe_validate_phy_addr
+ffffffff81763c70 T ixgbe_get_phy_id
+ffffffff81763d20 T ixgbe_get_phy_type_from_id
+ffffffff81763de0 T ixgbe_get_copper_link_capabilities_generic
+ffffffff81763ec0 T ixgbe_get_copper_speeds_supported
+ffffffff81763f70 T ixgbe_check_phy_link_tnx
+ffffffff81764230 T ixgbe_setup_phy_link_tnx
+ffffffff817644d0 T ixgbe_get_phy_firmware_version_tnx
+ffffffff817644f0 T ixgbe_reset_phy_nl
+ffffffff81764790 T ixgbe_get_sfp_init_sequence_offsets
+ffffffff81764970 T ixgbe_is_sfp
+ffffffff817649b0 T ixgbe_identify_sfp_module_generic
+ffffffff81764dc0 T ixgbe_identify_qsfp_module_generic
+ffffffff817650a0 T ixgbe_get_supported_phy_sfp_layer_generic
+ffffffff81765240 T ixgbe_is_sfp_probe
+ffffffff81765280 T ixgbe_read_i2c_byte_generic_int
+ffffffff81765480 T ixgbe_clock_out_i2c_byte
+ffffffff817655e0 T ixgbe_get_i2c_ack
+ffffffff817657f0 T ixgbe_write_i2c_byte_generic_int
+ffffffff81765950 T ixgbe_set_i2c_data
+ffffffff81765b10 T ixgbe_raise_i2c_clk
+ffffffff81765c20 T ixgbe_lower_i2c_clk
+ffffffff81765cb0 T ixgbe_clock_in_i2c_bit
+ffffffff81765e90 T ixgbe_get_i2c_data
+ffffffff81765f40 T ixgbe_set_copper_phy_power
+ffffffff81767000 t ixl_match
+ffffffff81767020 t ixl_attach
+ffffffff81769920 t ixl_dmamem_alloc
+ffffffff81769a80 t ixl_arq
+ffffffff81769e30 t ixl_arq_fill
+ffffffff8176a0c0 t ixl_intr
+ffffffff8176a690 t ixl_ioctl
+ffffffff8176c350 t ixl_start
+ffffffff8176c690 t ixl_watchdog
+ffffffff8176c6c0 t ixl_media_change
+ffffffff8176c6f0 t ixl_media_status
+ffffffff8176c780 t ixl_link_state_update
+ffffffff8176c8c0 t ixl_atq_poll
+ffffffff8176cab0 t ixl_rxfill
+ffffffff8176ccc0 t ixl_down
+ffffffff8176d4b0 t ixl_rxrefill
+ffffffff8176d4d0 t ixl_sfp_open
+ffffffff8176d880 t ixl_sfp_get
+ffffffff8176da80 t ixl_sfp_close
+ffffffff8176dc80 t ixl_wakeup
+ffffffff8176dc90 t ixl_qsfp_open
+ffffffff8176dcc0 t ixl_qsfp_get
+ffffffff8176dec0 t ixl_qsfp_close
+ffffffff8176def0 t ixl_link_state_update_done
+ffffffff8176e000 T xge_match
+ffffffff8176e020 T xge_attach
+ffffffff8176edb0 T xge_setup_xgxs_xena
+ffffffff8176ee30 T xge_setup_xgxs_herc
+ffffffff8176eeb0 T xge_alloc_txmem
+ffffffff8176f0c0 T xge_alloc_rxmem
+ffffffff8176f3a0 T xge_add_rxbuf
+ffffffff8176f580 T xge_xgmii_mediachange
+ffffffff8176f5b0 T xge_ifmedia_status
+ffffffff8176f620 T xge_ioctl
+ffffffff8176f8a0 T xge_start
+ffffffff8176fc10 T xge_intr
+ffffffff81770200 T xge_enable
+ffffffff817702b0 T xge_init
+ffffffff81770740 T xge_stop
+ffffffff81770810 T xge_setpromisc
+ffffffff81770890 T xge_setmulti
+ffffffff81771000 T thtc_match
+ffffffff81771080 T thtc_attach
+ffffffff817712a0 T tht_match
+ffffffff817712d0 T tht_attach
+ffffffff817714f0 T thtc_lookup
+ffffffff81771570 T tht_intr
+ffffffff81771750 T thtc_print
+ffffffff817717c0 T tht_sw_reset
+ffffffff81771cb0 T tht_lladdr_read
+ffffffff81771d60 T tht_ioctl
+ffffffff81771ef0 T tht_start
+ffffffff817724c0 T tht_watchdog
+ffffffff817724f0 T tht_media_change
+ffffffff81772520 T tht_media_status
+ffffffff81772600 T tht_mountroot
+ffffffff817727d0 T tht_fifo_alloc
+ffffffff817728e0 T tht_fw_load
+ffffffff81772c70 T tht_fifo_free
+ffffffff81772d20 T tht_link_state
+ffffffff81772dd0 T tht_write
+ffffffff81772e20 T tht_read
+ffffffff81772e40 T tht_rxd
+ffffffff81773240 T tht_rxf_fill
+ffffffff817737e0 T tht_txf
+ffffffff81773ae0 T tht_up
+ffffffff817741b0 T tht_down
+ffffffff81774810 T tht_iff
+ffffffff817749e0 T tht_pkt_alloc
+ffffffff81774c30 T tht_lladdr_write
+ffffffff81774ce0 T tht_pkt_free
+ffffffff81774db0 T tht_write_region
+ffffffff81774e00 T tht_fifo_writable
+ffffffff81774e70 T tht_fifo_readable
+ffffffff81774ee0 T tht_rxf_drain
+ffffffff81774fe0 T tht_fifo_pre
+ffffffff81775030 T tht_pkt_get
+ffffffff817750b0 T tht_load_pkt
+ffffffff81775200 T tht_pkt_put
+ffffffff81775280 T tht_fifo_write
+ffffffff81775330 T tht_fifo_write_dmap
+ffffffff81775480 T tht_fifo_write_pad
+ffffffff81775550 T tht_fifo_post
+ffffffff81775610 T tht_fifo_read
+ffffffff817756b0 T tht_pkt_used
+ffffffff817756e0 T tht_dmamem_alloc
+ffffffff81775860 T tht_dmamem_free
+ffffffff817758d0 T tht_wait_eq
+ffffffff817759a0 T tht_fw_tick
+ffffffff817759d0 T tht_wait_ne
+ffffffff81776000 T myx_match
+ffffffff81776020 T myx_attach
+ffffffff81776270 T myx_mcl_small
+ffffffff817762c0 T myx_refill
+ffffffff81776320 T myx_mcl_big
+ffffffff817763d0 T myx_query
+ffffffff817766a0 T myx_pcie_dc
+ffffffff81776780 T myx_attachhook
+ffffffff81776a70 T myx_ether_aton
+ffffffff81776b20 T myx_read
+ffffffff81776b50 T myx_loadfirmware
+ffffffff81776d60 T myx_write
+ffffffff81776db0 T myx_boot
+ffffffff81776f40 T myx_dmamem_alloc
+ffffffff817770a0 T myx_cmd
+ffffffff817771f0 T myx_probe_firmware
+ffffffff817775e0 T myx_intr
+ffffffff81777870 T myx_ioctl
+ffffffff81777b20 T myx_start
+ffffffff81778010 T myx_watchdog
+ffffffff81778040 T myx_media_change
+ffffffff81778070 T myx_media_status
+ffffffff817781a0 T myx_dmamem_free
+ffffffff81778210 T myx_rdma
+ffffffff81778360 T myx_link_state
+ffffffff817783e0 T myx_up
+ffffffff81779470 T myx_down
+ffffffff81779af0 T myx_rxrinfo
+ffffffff81779bd0 T myx_get_sffpage
+ffffffff81779ed0 T myx_iff
+ffffffff8177a0e0 T myx_setlladdr
+ffffffff8177a1b0 T myx_tx_init
+ffffffff8177a360 T myx_rx_init
+ffffffff8177a580 T myx_rx_fill
+ffffffff8177a870 T myx_rx_empty
+ffffffff8177a940 T myx_rx_free
+ffffffff8177a9d0 T myx_tx_free
+ffffffff8177aa50 T myx_tx_empty
+ffffffff8177ab20 T myx_write_txd_tail
+ffffffff8177ace0 T myx_load_mbuf
+ffffffff8177ad90 T myx_txeof
+ffffffff8177aee0 T myx_rxeof
+ffffffff8177b130 T myx_buf_fill
+ffffffff8177c000 T oce_match
+ffffffff8177c020 T oce_attach
+ffffffff8177c6d0 T oce_pci_alloc
+ffffffff8177c980 T oce_dma_alloc
+ffffffff8177cba0 T oce_init_fw
+ffffffff8177cdc0 T oce_mbox_init
+ffffffff8177ce10 T oce_get_fw_config
+ffffffff8177d030 T oce_check_native_mode
+ffffffff8177d1c0 T oce_macaddr_get
+ffffffff8177d320 T oce_intr
+ffffffff8177d510 T oce_init_stats
+ffffffff8177d580 T oce_init_queues
+ffffffff8177d720 T oce_attach_ifp
+ffffffff8177d810 T oce_tick
+ffffffff8177d860 T oce_refill_rx
+ffffffff8177d8e0 T oce_attachhook
+ffffffff8177da80 T oce_dma_free
+ffffffff8177db30 T oce_get_link_status
+ffffffff8177dce0 T oce_first_mcc
+ffffffff8177ddd0 T oce_media_change
+ffffffff8177de00 T oce_media_status
+ffffffff8177df70 T oce_ioctl
+ffffffff8177e110 T oce_start
+ffffffff8177e210 T oce_watchdog
+ffffffff8177e270 T oce_init
+ffffffff8177e7a0 T oce_stop
+ffffffff8177ead0 T oce_rxrinfo
+ffffffff8177ec20 T oce_iff
+ffffffff8177ed60 T oce_update_mcast
+ffffffff8177ef00 T oce_set_promisc
+ffffffff8177efa0 T oce_link_status
+ffffffff8177f070 T oce_update_stats
+ffffffff8177f140 T oce_macaddr_set
+ffffffff8177f2d0 T oce_config_vlan
+ffffffff8177f510 T oce_set_flow_control
+ffffffff8177f740 T oce_new_rq
+ffffffff8177f990 T oce_alloc_rx_bufs
+ffffffff8177fae0 T oce_drain_eq
+ffffffff8177fbf0 T oce_cmd
+ffffffff8177fe40 T oce_drain_rq
+ffffffff8177ff60 T oce_free_posted_rxbuf
+ffffffff81780040 T oce_drain_wq
+ffffffff81780160 T oce_encap
+ffffffff81780540 T oce_intr_wq
+ffffffff817806e0 T oce_txeof
+ffffffff817807e0 T oce_intr_rq
+ffffffff817809b0 T oce_rxeoc
+ffffffff81780b10 T oce_rxeof
+ffffffff81780e20 T oce_port_valid
+ffffffff81780e70 T oce_vtp_valid
+ffffffff81780ed0 T oce_get_buf
+ffffffff81781080 T oce_intr_mq
+ffffffff817812f0 T oce_link_event
+ffffffff817813d0 T oce_create_iface
+ffffffff817815b0 T oce_create_eq
+ffffffff81781720 T oce_create_wq
+ffffffff817819e0 T oce_create_rq
+ffffffff81781c90 T oce_create_mq
+ffffffff81781e60 T oce_release_queues
+ffffffff81781f70 T oce_destroy_rq
+ffffffff817821c0 T oce_destroy_wq
+ffffffff81782410 T oce_destroy_mq
+ffffffff817825f0 T oce_destroy_eq
+ffffffff817827c0 T oce_create_ring
+ffffffff817829b0 T oce_create_cq
+ffffffff81782b50 T oce_destroy_ring
+ffffffff81782bf0 T oce_pkt_alloc
+ffffffff81782ca0 T oce_new_wq
+ffffffff81782e80 T oce_destroy_cq
+ffffffff81783050 T oce_pkt_free
+ffffffff817830a0 T oce_new_eq
+ffffffff81783330 T oce_new_mq
+ffffffff817835a0 T oce_drain_mq
+ffffffff817836c0 T oce_new_cq
+ffffffff81783a40 T oce_load_ring
+ffffffff81783b50 T oce_mbox_dispatch
+ffffffff81783d30 T oce_macaddr_add
+ffffffff81783eb0 T oce_macaddr_del
+ffffffff81783ff0 T oce_stats_be2
+ffffffff81784130 T oce_stats_be3
+ffffffff81784250 T oce_stats_xe
+ffffffff81785000 T dc_pci_match
+ffffffff817850a0 T dc_pci_attach
+ffffffff81785930 T dc_pci_detach
+ffffffff81786000 T epic_pci_match
+ffffffff81786020 T epic_pci_attach
+ffffffff81787000 T ti_pci_match
+ffffffff81787020 T ti_pci_attach
+ffffffff81788000 T ne_pci_match
+ffffffff81788120 T ne_pci_attach
+ffffffff81788490 T ne_pci_lookup
+ffffffff81789000 T gem_match_pci
+ffffffff81789020 T gem_attach_pci
+ffffffff81789260 T gem_detach_pci
+ffffffff817892e0 T gem_pci_enaddr
+ffffffff8178a000 T cas_match
+ffffffff8178a020 T cas_attach
+ffffffff8178a1b0 T cas_pci_enaddr
+ffffffff8178a4c0 T cas_intr
+ffffffff8178a630 T cas_config
+ffffffff8178ad60 T cas_reset
+ffffffff8178ae20 T cas_start
+ffffffff8178af70 T cas_ioctl
+ffffffff8178b0c0 T cas_watchdog
+ffffffff8178b110 T cas_mii_readreg
+ffffffff8178b1f0 T cas_mii_writereg
+ffffffff8178b2e0 T cas_mii_statchg
+ffffffff8178b3a0 T cas_mediachange
+ffffffff8178b3f0 T cas_mediastatus
+ffffffff8178b450 T cas_mifinit
+ffffffff8178b4b0 T cas_pcs_readreg
+ffffffff8178b540 T cas_pcs_writereg
+ffffffff8178b6a0 T cas_tick
+ffffffff8178b860 T cas_bitwait
+ffffffff8178b910 T cas_reset_rx
+ffffffff8178bac0 T cas_reset_tx
+ffffffff8178bc70 T cas_rxdrain
+ffffffff8178bca0 T cas_stop
+ffffffff8178bde0 T cas_disable_rx
+ffffffff8178bea0 T cas_disable_tx
+ffffffff8178bf60 T cas_meminit
+ffffffff8178c120 T cas_ringsize
+ffffffff8178c200 T cas_cringsize
+ffffffff8178c2e0 T cas_init
+ffffffff8178c760 T cas_init_regs
+ffffffff8178cc10 T cas_iff
+ffffffff8178cf90 T cas_rint
+ffffffff8178d4f0 T cas_add_rxbuf
+ffffffff8178d5f0 T cas_eint
+ffffffff8178d650 T cas_pint
+ffffffff8178d6c0 T cas_tint
+ffffffff8178d850 T cas_encap
+ffffffff8178e000 T hifn_probe
+ffffffff8178e020 T hifn_attach
+ffffffff8178e970 T hifn_set_retry
+ffffffff8178e9c0 T hifn_reset_board
+ffffffff8178ed20 T hifn_enable_crypto
+ffffffff8178f410 T hifn_reset_puc
+ffffffff8178f530 T hifn_init_dma
+ffffffff8178f720 T hifn_init_pci_registers
+ffffffff8178fe20 T hifn_ramtype
+ffffffff8178ff10 T hifn_sramsize
+ffffffff81790030 T hifn_dramsize
+ffffffff817900c0 T hifn_intr
+ffffffff81790700 T hifn_sessions
+ffffffff817907d0 T hifn_write_4
+ffffffff81790870 T hifn_read_4
+ffffffff817908c0 T hifn_newsession
+ffffffff81790b10 T hifn_freesession
+ffffffff81790b80 T hifn_process
+ffffffff81791000 T hifn_init_pubrng
+ffffffff817914a0 T hifn_tick
+ffffffff81791870 T hifn_rng
+ffffffff81791a50 T hifn_puc_wait
+ffffffff81791b10 T hifn_next_signature
+ffffffff81791ba0 T hifn_writeramaddr
+ffffffff81791e90 T hifn_readramaddr
+ffffffff81792190 T hifn_alloc_slot
+ffffffff817923b0 T hifn_write_command
+ffffffff81792670 T hifn_dmamap_aligned
+ffffffff817926e0 T hifn_dmamap_load_dst
+ffffffff817929c0 T hifn_dmamap_load_src
+ffffffff81792b20 T hifn_crypto
+ffffffff817937f0 T hifn_callback
+ffffffff81793b80 T hifn_abort
+ffffffff81793d90 T hifn_compression
+ffffffff81794150 T hifn_mkmbuf_chain
+ffffffff817942c0 T hifn_compress_enter
+ffffffff81794b20 T hifn_callback_comp
+ffffffff81795000 T ubsec_probe
+ffffffff81795020 T ubsec_attach
+ffffffff81795840 T ubsec_intr
+ffffffff81795b50 T ubsec_dma_malloc
+ffffffff81795d10 T ubsec_newsession
+ffffffff817962f0 T ubsec_freesession
+ffffffff81796370 T ubsec_process
+ffffffff817975c0 T ubsec_reset_board
+ffffffff81797680 T ubsec_init_pciregs
+ffffffff817976c0 T ubsec_init_board
+ffffffff81797770 T ubsec_dma_free
+ffffffff817977e0 T ubsec_rng
+ffffffff81797970 T ubsec_callback
+ffffffff81797b70 T ubsec_feed
+ffffffff81797ed0 T ubsec_callback2
+ffffffff81798030 T ubsec_feed2
+ffffffff81798160 T ubsec_feed4
+ffffffff81798290 T ubsec_totalreset
+ffffffff81798430 T ubsec_dmamap_aligned
+ffffffff817984a0 T ubsec_cleanchip
+ffffffff81798520 T ubsec_free_q
+ffffffff81799000 T safe_probe
+ffffffff81799030 T safe_attach
+ffffffff817996c0 T safe_intr
+ffffffff817997f0 T safe_dma_malloc
+ffffffff817999b0 T safe_dma_free
+ffffffff81799a20 T safe_newsession
+ffffffff81799fb0 T safe_freesession
+ffffffff8179a040 T safe_process
+ffffffff8179b1b0 T safe_reset_board
+ffffffff8179b220 T safe_init_pciregs
+ffffffff8179b250 T safe_init_board
+ffffffff8179b4f0 T safe_rng_init
+ffffffff8179b630 T safe_rng
+ffffffff8179b920 T safe_dmamap_aligned
+ffffffff8179b990 T safe_dmamap_uniform
+ffffffff8179ba10 T safe_mcopy
+ffffffff8179bb30 T safe_feed
+ffffffff8179bc30 T safe_cleanchip
+ffffffff8179bd00 T safe_free_entry
+ffffffff8179bd70 T safe_callback
+ffffffff8179c000 T sf_pci_match
+ffffffff8179c020 T sf_pci_attach
+ffffffff8179d000 T sis_probe
+ffffffff8179d020 T sis_attach
+ffffffff8179daa0 T sis_activate
+ffffffff8179db20 T sis_reverse
+ffffffff8179db80 T sis_delay
+ffffffff8179dc90 T sis_eeprom_idle
+ffffffff8179e210 T sis_eeprom_putbyte
+ffffffff8179e530 T sis_eeprom_getword
+ffffffff8179ebd0 T sis_read_eeprom
+ffffffff8179ec70 T sis_read_cmos
+ffffffff8179ed30 T sis_read_mac
+ffffffff8179ef00 T sis_read96x_mac
+ffffffff8179f050 T sis_mii_sync
+ffffffff8179f190 T sis_mii_send
+ffffffff8179f330 T sis_mii_readreg
+ffffffff8179f920 T sis_mii_writereg
+ffffffff8179fc20 T sis_miibus_readreg
+ffffffff8179fe00 T sis_miibus_writereg
+ffffffff8179ff80 T sis_miibus_statchg
+ffffffff817a0350 T sis_mchash
+ffffffff817a03c0 T sis_iff
+ffffffff817a03e0 T sis_iff_ns
+ffffffff817a0670 T sis_iff_sis
+ffffffff817a0910 T sis_reset
+ffffffff817a0a40 T sis_intr
+ffffffff817a0b90 T sis_tick
+ffffffff817a0bf0 T sis_ioctl
+ffffffff817a0da0 T sis_start
+ffffffff817a0f10 T sis_watchdog
+ffffffff817a0fb0 T sis_ifmedia_upd
+ffffffff817a1030 T sis_ifmedia_sts
+ffffffff817a1090 T sis_stop
+ffffffff817a1370 T sis_init
+ffffffff817a17e0 T sis_ring_init
+ffffffff817a1990 T sis_fill_rx_ring
+ffffffff817a1a40 T sis_newbuf
+ffffffff817a1ba0 T sis_rxeof
+ffffffff817a1dd0 T sis_txeof
+ffffffff817a1fb0 T sis_encap
+ffffffff817a3000 T se_match
+ffffffff817a3020 T se_attach
+ffffffff817a37c0 T se_activate
+ffffffff817a3840 T se_read_eeprom
+ffffffff817a3950 T se_get_mac_addr_eeprom
+ffffffff817a3d20 T se_pcib_match
+ffffffff817a3d80 T se_get_mac_addr_apc
+ffffffff817a4050 T se_miibus_cmd
+ffffffff817a4100 T se_miibus_readreg
+ffffffff817a41f0 T se_miibus_writereg
+ffffffff817a42e0 T se_miibus_statchg
+ffffffff817a4460 T se_iff
+ffffffff817a45c0 T se_reset
+ffffffff817a46e0 T se_intr
+ffffffff817a4870 T se_tick
+ffffffff817a48f0 T se_ioctl
+ffffffff817a4a30 T se_start
+ffffffff817a4b80 T se_watchdog
+ffffffff817a4be0 T se_ifmedia_upd
+ffffffff817a4c40 T se_ifmedia_sts
+ffffffff817a4ca0 T se_stop
+ffffffff817a4e80 T se_init
+ffffffff817a52f0 T se_list_tx_init
+ffffffff817a5380 T se_list_tx_free
+ffffffff817a5410 T se_list_rx_init
+ffffffff817a54c0 T se_newbuf
+ffffffff817a5640 T se_list_rx_free
+ffffffff817a56d0 T se_discard_rxbuf
+ffffffff817a5730 T se_rxeof
+ffffffff817a59a0 T se_txeof
+ffffffff817a5b70 T se_encap
+ffffffff817a6000 T uhci_pci_match
+ffffffff817a6040 T uhci_pci_attach
+ffffffff817a6310 T uhci_pci_detach
+ffffffff817a63b0 T uhci_pci_activate
+ffffffff817a6450 T uhci_pci_attach_deferred
+ffffffff817a7000 T ohci_pci_match
+ffffffff817a7040 T ohci_pci_attach
+ffffffff817a7320 T ohci_pci_detach
+ffffffff817a73c0 T ohci_pci_attach_deferred
+ffffffff817a8000 T ehci_pci_match
+ffffffff817a8040 T ehci_pci_attach
+ffffffff817a8470 T ehci_pci_detach
+ffffffff817a8510 T ehci_pci_activate
+ffffffff817a8580 T ehci_sb700_match
+ffffffff817a85c0 T ehci_pci_takecontroller
+ffffffff817a9000 T xhci_pci_match
+ffffffff817a9040 T xhci_pci_attach
+ffffffff817a9380 T xhci_pci_detach
+ffffffff817a9420 T xhci_pci_activate
+ffffffff817a94f0 T xhci_pci_takecontroller
+ffffffff817aa000 T pcicbbmatch
+ffffffff817aa040 T pccbbattach
+ffffffff817aa3c0 T pccbbactivate
+ffffffff817aa820 T cb_chipset
+ffffffff817aa870 T pccbb_shutdown
+ffffffff817aa960 T pccbb_power
+ffffffff817aab00 T pccbbintr
+ffffffff817aacc0 T pccbb_legacy_disable
+ffffffff817aad20 T pci113x_insert
+ffffffff817aadd0 T pccbb_pci_callback
+ffffffff817ab110 T pccbb_chipinit
+ffffffff817ab580 T pccbb_pcmcia_attach_setup
+ffffffff817ab6e0 T cbbprint
+ffffffff817ab710 T pccbb_pcmcia_read
+ffffffff817ab740 T pccbb_pcmcia_write
+ffffffff817ab770 T pccbb_checksockstat
+ffffffff817ab840 T pccbbintr_function
+ffffffff817ab8f0 T pccbb_ctrl
+ffffffff817aba30 T pccbb_detect_card
+ffffffff817aba90 T cb_detect_voltage
+ffffffff817abae0 T cb_reset
+ffffffff817abc30 T pccbb_cardenable
+ffffffff817abcf0 T pccbb_cb_intr_establish
+ffffffff817abd00 T pccbb_intr_establish
+ffffffff817abe50 T pccbb_cb_intr_disestablish
+ffffffff817abe60 T pccbb_intr_disestablish
+ffffffff817abf90 T pccbb_pcmcia_io_alloc
+ffffffff817ac090 T pccbb_pcmcia_io_free
+ffffffff817ac0b0 T pccbb_pcmcia_io_map
+ffffffff817ac160 T pccbb_pcmcia_do_io_map
+ffffffff817ac2c0 T pccbb_pcmcia_io_unmap
+ffffffff817ac360 T pccbb_pcmcia_wait_ready
+ffffffff817ac400 T pccbb_pcmcia_socket_enable
+ffffffff817ac780 T pccbb_pcmcia_do_mem_map
+ffffffff817ac900 T pccbb_pcmcia_socket_disable
+ffffffff817aca20 T pccbb_pcmcia_card_detect
+ffffffff817aca80 T pccbb_pcmcia_mem_alloc
+ffffffff817acb50 T pccbb_pcmcia_mem_free
+ffffffff817acb70 T pccbb_pcmcia_mem_map
+ffffffff817acca0 T pccbb_pcmcia_mem_unmap
+ffffffff817acd30 T pccbb_pcmcia_intr_establish
+ffffffff817acd50 T pccbb_pcmcia_intr_disestablish
+ffffffff817acd60 T pccbb_pcmcia_intr_string
+ffffffff817acda0 T pccbb_rbus_cb_space_alloc
+ffffffff817acec0 T pccbb_open_win
+ffffffff817ad040 T pccbb_rbus_cb_space_free
+ffffffff817ad150 T pccbb_close_win
+ffffffff817ad210 T pccbb_winlist_insert
+ffffffff817ad310 T pccbb_winset
+ffffffff817ad610 T pccbb_winlist_delete
+ffffffff817ae000 T sk_xmac_miibus_readreg
+ffffffff817ae170 T sk_xmac_miibus_writereg
+ffffffff817ae2f0 T sk_xmac_miibus_statchg
+ffffffff817ae3c0 T sk_marv_miibus_readreg
+ffffffff817ae500 T sk_marv_miibus_writereg
+ffffffff817ae630 T sk_marv_miibus_statchg
+ffffffff817ae660 T sk_setfilt
+ffffffff817ae720 T sk_iff
+ffffffff817ae740 T sk_iff_xmac
+ffffffff817ae980 T sk_iff_yukon
+ffffffff817aeba0 T sk_init_rx_ring
+ffffffff817aece0 T sk_fill_rx_ring
+ffffffff817aed60 T sk_newbuf
+ffffffff817aeec0 T sk_init_tx_ring
+ffffffff817af0a0 T sk_ifmedia_upd
+ffffffff817af0e0 T sk_ifmedia_sts
+ffffffff817af140 T sk_ioctl
+ffffffff817af2f0 T sk_init
+ffffffff817afbb0 T sk_stop
+ffffffff817b0290 T skc_probe
+ffffffff817b0320 T skc_reset
+ffffffff817b0520 T sk_probe
+ffffffff817b0570 T sk_attach
+ffffffff817b0ca0 T sk_start
+ffffffff817b0e10 T sk_watchdog
+ffffffff817b0e90 T sk_reset
+ffffffff817b0ef0 T sk_tick
+ffffffff817b10d0 T sk_yukon_tick
+ffffffff817b1130 T sk_init_xmac
+ffffffff817b18e0 T sk_init_yukon
+ffffffff817b1fa0 T sk_detach
+ffffffff817b20c0 T sk_activate
+ffffffff817b2150 T skcprint
+ffffffff817b21c0 T skc_attach
+ffffffff817b2670 T sk_intr
+ffffffff817b2ab0 T skc_detach
+ffffffff817b2b30 T skc_activate
+ffffffff817b2b60 T sk_encap
+ffffffff817b2e80 T sk_txeof
+ffffffff817b3120 T sk_rxeof
+ffffffff817b3440 T sk_intr_bcom
+ffffffff817b3620 T sk_intr_xmac
+ffffffff817b37d0 T sk_intr_yukon
+ffffffff817b4000 T msk_miibus_readreg
+ffffffff817b4130 T msk_miibus_writereg
+ffffffff817b4260 T msk_miibus_statchg
+ffffffff817b4350 T msk_iff
+ffffffff817b4570 T msk_init_rx_ring
+ffffffff817b4610 T msk_fill_rx_ring
+ffffffff817b4890 T msk_init_tx_ring
+ffffffff817b49b0 T msk_ifmedia_upd
+ffffffff817b49f0 T msk_ifmedia_sts
+ffffffff817b4a50 T msk_ioctl
+ffffffff817b4c00 T msk_init
+ffffffff817b55a0 T msk_stop
+ffffffff817b59d0 T mskc_probe
+ffffffff817b59f0 T mskc_reset
+ffffffff817b6240 T msk_probe
+ffffffff817b6290 T msk_reset
+ffffffff817b6380 T msk_attach
+ffffffff817b6a20 T msk_start
+ffffffff817b6dd0 T msk_watchdog
+ffffffff817b6f40 T msk_init_yukon
+ffffffff817b7440 T msk_tick
+ffffffff817b74a0 T msk_fill_rx_tick
+ffffffff817b7510 T msk_detach
+ffffffff817b7630 T msk_activate
+ffffffff817b7760 T mskcprint
+ffffffff817b77d0 T mskc_attach
+ffffffff817b7fc0 T msk_intr
+ffffffff817b8490 T mskc_detach
+ffffffff817b8570 T mskc_activate
+ffffffff817b85a0 T msk_txeof
+ffffffff817b8700 T msk_rxeof
+ffffffff817b8880 T msk_intr_yukon
+ffffffff817b9000 T puc_pci_match
+ffffffff817b9100 T puc_pci_attach
+ffffffff817b9400 T puc_pci_detach
+ffffffff817b9550 T puc_find_description
+ffffffff817b95f0 T puc_pci_intr_string
+ffffffff817b9620 T puc_pci_intr_establish
+ffffffff817b96b0 T puc_print_ports
+ffffffff817b98b0 T puc_common_attach
+ffffffff817b9a40 T puc_port_type_name
+ffffffff817b9a80 T puc_print
+ffffffff817b9af0 T puc_submatch
+ffffffff817ba000 T com_puc_match
+ffffffff817ba030 T com_puc_attach
+ffffffff817ba130 T com_puc_detach
+ffffffff817bb000 T lpt_puc_probe
+ffffffff817bb030 T lpt_puc_attach
+ffffffff817bb100 T lpt_puc_detach
+ffffffff817bc000 T wi_pci_match
+ffffffff817bc040 T wi_pci_attach
+ffffffff817bc0d0 T wi_pci_activate
+ffffffff817bc1d0 T wi_pci_lookup
+ffffffff817bc3e0 T wi_pci_wakeup
+ffffffff817bc490 T wi_pci_acex_attach
+ffffffff817bc790 T wi_pci_common_attach
+ffffffff817bc8f0 T wi_pci_plx_attach
+ffffffff817bcbf0 T wi_pci_plx_print_cis
+ffffffff817bcdf0 T wi_pci_tmd_attach
+ffffffff817bcf60 T wi_pci_native_attach
+ffffffff817be000 T an_pci_match
+ffffffff817be020 T an_pci_attach
+ffffffff817bf000 T iwi_match
+ffffffff817bf020 T iwi_attach
+ffffffff817bf960 T iwi_activate
+ffffffff817bf9b0 T iwi_intr
+ffffffff817bfc20 T iwi_reset
+ffffffff817bfe20 T iwi_alloc_cmd_ring
+ffffffff817c0000 T iwi_alloc_tx_ring
+ffffffff817c0200 T iwi_alloc_rx_ring
+ffffffff817c0410 T iwi_read_prom_word
+ffffffff817c0ab0 T iwi_ioctl
+ffffffff817c0c40 T iwi_start
+ffffffff817c0d90 T iwi_watchdog
+ffffffff817c0e20 T iwi_newstate
+ffffffff817c1030 T iwi_send_mgmt
+ffffffff817c1060 T iwi_media_change
+ffffffff817c10c0 T iwi_media_status
+ffffffff817c1230 T iwi_init_task
+ffffffff817c12a0 T iwi_free_tx_ring
+ffffffff817c1390 T iwi_free_cmd_ring
+ffffffff817c1440 T iwi_stop
+ffffffff817c16c0 T iwi_wakeup
+ffffffff817c1760 T iwi_init
+ffffffff817c1c90 T iwi_reset_cmd_ring
+ffffffff817c1cd0 T iwi_reset_tx_ring
+ffffffff817c1d70 T iwi_free_rx_ring
+ffffffff817c1e00 T iwi_reset_rx_ring
+ffffffff817c1e30 T iwi_rate
+ffffffff817c1ed0 T iwi_find_txnode
+ffffffff817c1ff0 T iwi_scan
+ffffffff817c22c0 T iwi_auth_and_assoc
+ffffffff817c2b70 T iwi_set_chan
+ffffffff817c2d20 T iwi_frame_intr
+ffffffff817c3040 T iwi_notification_intr
+ffffffff817c3140 T iwi_rx_intr
+ffffffff817c3300 T iwi_tx_intr
+ffffffff817c3400 T iwi_cmd
+ffffffff817c3560 T iwi_tx_start
+ffffffff817c3a30 T iwi_stop_master
+ffffffff817c3bf0 T iwi_load_ucode
+ffffffff817c4230 T iwi_load_firmware
+ffffffff817c4870 T iwi_config
+ffffffff817c4c30 T iwi_update_edca
+ffffffff817c5000 T wpi_match
+ffffffff817c5020 T wpi_attach
+ffffffff817c57d0 T wpi_detach
+ffffffff817c5a70 T wpi_activate
+ffffffff817c5b10 T wpi_intr
+ffffffff817c5d00 T wpi_apm_init
+ffffffff817c6010 T wpi_read_eeprom
+ffffffff817c6290 T wpi_alloc_fwmem
+ffffffff817c62c0 T wpi_alloc_shared
+ffffffff817c62f0 T wpi_alloc_tx_ring
+ffffffff817c64b0 T wpi_alloc_rx_ring
+ffffffff817c66a0 T wpi_apm_stop
+ffffffff817c67c0 T wpi_ioctl
+ffffffff817c6a20 T wpi_start
+ffffffff817c6bb0 T wpi_watchdog
+ffffffff817c6c90 T wpi_node_alloc
+ffffffff817c6cb0 T wpi_newassoc
+ffffffff817c6de0 T wpi_updateedca
+ffffffff817c7080 T wpi_set_key
+ffffffff817c72e0 T wpi_delete_key
+ffffffff817c7500 T wpi_newstate
+ffffffff817c77d0 T wpi_media_change
+ffffffff817c7930 T wpi_radiotap_attach
+ffffffff817c79c0 T wpi_calib_timeout
+ffffffff817c7ac0 T wpi_init_task
+ffffffff817c7b30 T wpi_free_tx_ring
+ffffffff817c7d10 T wpi_free_shared
+ffffffff817c7e00 T wpi_free_fwmem
+ffffffff817c7ef0 T wpi_free_rx_ring
+ffffffff817c8030 T wpi_stop
+ffffffff817c8090 T wpi_wakeup
+ffffffff817c8130 T wpi_init
+ffffffff817c8290 T wpi_nic_lock
+ffffffff817c8360 T wpi_read_prom_data
+ffffffff817c8780 T wpi_dma_contig_alloc
+ffffffff817c8970 T wpi_dma_contig_free
+ffffffff817c8a30 T wpi_reset_rx_ring
+ffffffff817c8bc0 T wpi_reset_tx_ring
+ffffffff817c8cb0 T wpi_read_eeprom_channels
+ffffffff817c8df0 T wpi_read_eeprom_group
+ffffffff817c8ef0 T wpi_set_led
+ffffffff817c9040 T wpi_scan
+ffffffff817c9320 T wpi_auth
+ffffffff817c97a0 T wpi_run
+ffffffff817c9fe0 T wpi_iter_func
+ffffffff817ca000 T wpi_power_calibration
+ffffffff817ca090 T wpi_ccmp_decap
+ffffffff817ca1a0 T wpi_rx_done
+ffffffff817ca660 T wpi_tx_done
+ffffffff817ca7f0 T wpi_cmd_done
+ffffffff817ca8d0 T wpi_notif_intr
+ffffffff817cacc0 T wpi_tx
+ffffffff817cb430 T wpi_set_pslevel
+ffffffff817cb5c0 T wpi_cmd
+ffffffff817cb900 T wpi_mrr_setup
+ffffffff817cbd00 T wpi_set_timing
+ffffffff817cbe90 T wpi_set_txpower
+ffffffff817cc030 T wpi_get_power_index
+ffffffff817cc1e0 T wpi_config
+ffffffff817cc8c0 T wpi_post_alive
+ffffffff817ccae0 T wpi_load_bootcode
+ffffffff817cceb0 T wpi_load_firmware
+ffffffff817cd4b0 T wpi_read_firmware
+ffffffff817cd670 T wpi_clock_wait
+ffffffff817cd750 T wpi_apm_stop_master
+ffffffff817cd860 T wpi_nic_config
+ffffffff817cda20 T wpi_hw_init
+ffffffff817ce300 T wpi_hw_stop
+ffffffff817cf000 T iwn_match
+ffffffff817cf020 T iwn_attach
+ffffffff817cfc00 T iwn_detach
+ffffffff817cfff0 T iwn_activate
+ffffffff817d00a0 T iwn_intr
+ffffffff817d0570 T iwn4965_attach
+ffffffff817d06c0 T iwn5000_attach
+ffffffff817d09f0 T iwn_hw_prepare
+ffffffff817d0d80 T iwn_read_eeprom
+ffffffff817d1030 T iwn_alloc_fwmem
+ffffffff817d1060 T iwn_alloc_kw
+ffffffff817d1090 T iwn_alloc_ict
+ffffffff817d10c0 T iwn_alloc_sched
+ffffffff817d1100 T iwn_alloc_tx_ring
+ffffffff817d1270 T iwn_alloc_rx_ring
+ffffffff817d1480 T iwn_ioctl
+ffffffff817d1720 T iwn_start
+ffffffff817d18c0 T iwn_watchdog
+ffffffff817d19b0 T iwn_node_alloc
+ffffffff817d19d0 T iwn_bgscan
+ffffffff817d1a50 T iwn_newassoc
+ffffffff817d1b30 T iwn_updateedca
+ffffffff817d1df0 T iwn_set_key
+ffffffff817d1f20 T iwn_delete_key
+ffffffff817d2020 T iwn_update_htprot
+ffffffff817d22e0 T iwn_ampdu_rx_start
+ffffffff817d23c0 T iwn_ampdu_rx_stop
+ffffffff817d2490 T iwn_ampdu_tx_start
+ffffffff817d2740 T iwn_ampdu_tx_stop
+ffffffff817d29e0 T iwn_newstate
+ffffffff817d2cc0 T iwn_media_change
+ffffffff817d2e20 T iwn_radiotap_attach
+ffffffff817d2eb0 T iwn_calib_timeout
+ffffffff817d30c0 T iwn_init_task
+ffffffff817d3130 T iwn_free_tx_ring
+ffffffff817d3310 T iwn_free_sched
+ffffffff817d3400 T iwn_free_ict
+ffffffff817d34f0 T iwn_free_kw
+ffffffff817d35e0 T iwn_free_fwmem
+ffffffff817d36d0 T iwn4965_load_firmware
+ffffffff817d3d40 T iwn4965_read_eeprom
+ffffffff817d3e70 T iwn4965_post_alive
+ffffffff817d4340 T iwn4965_nic_config
+ffffffff817d4420 T iwn4965_reset_sched
+ffffffff817d4450 T iwn4965_update_sched
+ffffffff817d4530 T iwn4965_get_temperature
+ffffffff817d45a0 T iwn4965_get_rssi
+ffffffff817d4610 T iwn4965_set_txpower
+ffffffff817d4ae0 T iwn4965_init_gains
+ffffffff817d4c80 T iwn4965_set_gains
+ffffffff817d4f90 T iwn4965_add_node
+ffffffff817d5020 T iwn4965_tx_done
+ffffffff817d5180 T iwn4965_ampdu_tx_start
+ffffffff817d55b0 T iwn4965_ampdu_tx_stop
+ffffffff817d57c0 T iwn5000_load_firmware
+ffffffff817d58c0 T iwn5000_read_eeprom
+ffffffff817d5ae0 T iwn5000_post_alive
+ffffffff817d6480 T iwn5000_nic_config
+ffffffff817d6880 T iwn5000_reset_sched
+ffffffff817d6970 T iwn5000_update_sched
+ffffffff817d6a50 T iwn5000_get_temperature
+ffffffff817d6ab0 T iwn5000_get_rssi
+ffffffff817d6b10 T iwn5000_set_txpower
+ffffffff817d6b60 T iwn5000_init_gains
+ffffffff817d6d00 T iwn5000_set_gains
+ffffffff817d6f30 T iwn5000_add_node
+ffffffff817d6f50 T iwn5000_tx_done
+ffffffff817d7140 T iwn5000_ampdu_tx_start
+ffffffff817d75a0 T iwn5000_ampdu_tx_stop
+ffffffff817d7840 T iwn_free_rx_ring
+ffffffff817d7a20 T iwn_stop
+ffffffff817d7aa0 T iwn_wakeup
+ffffffff817d7b50 T iwn_init
+ffffffff817d7e60 T iwn_nic_lock
+ffffffff817d7f30 T iwn_eeprom_lock
+ffffffff817d8010 T iwn_init_otprom
+ffffffff817d84a0 T iwn_clock_wait
+ffffffff817d8580 T iwn_read_prom_data
+ffffffff817d89e0 T iwn_dma_contig_alloc
+ffffffff817d8bd0 T iwn_dma_contig_free
+ffffffff817d8c90 T iwn_reset_rx_ring
+ffffffff817d8e30 T iwn_reset_tx_ring
+ffffffff817d8f30 T iwn5000_ict_reset
+ffffffff817d9010 T iwn_apm_init
+ffffffff817d9470 T iwn_apm_stop
+ffffffff817d95c0 T iwn_read_eeprom_channels
+ffffffff817d9720 T iwn_read_eeprom_enhinfo
+ffffffff817d98b0 T iwn_scan_abort
+ffffffff817d9a50 T iwn_set_led
+ffffffff817d9c20 T iwn_cmd
+ffffffff817d9f80 T iwn_scan
+ffffffff817da450 T iwn_auth
+ffffffff817da690 T iwn_run
+ffffffff817daab0 T iwn_iter_func
+ffffffff817daaf0 T iwn_ccmp_decap
+ffffffff817dac70 T iwn_rx_phy
+ffffffff817dad50 T iwn_rx_done
+ffffffff817db380 T iwn_rx_compressed_ba
+ffffffff817db640 T iwn_ampdu_txq_advance
+ffffffff817db7b0 T iwn_clear_oactive
+ffffffff817db830 T iwn5000_rx_calib_results
+ffffffff817db990 T iwn_rx_statistics
+ffffffff817dbb30 T iwn4965_power_calibration
+ffffffff817dbb80 T iwn_get_noise
+ffffffff817dbbf0 T iwn_collect_noise
+ffffffff817dbd50 T iwn_tune_sensitivity
+ffffffff817dc440 T iwn_tx_done_free_txdata
+ffffffff817dc4e0 T iwn_ampdu_tx_done
+ffffffff817dc7f0 T iwn_tx_done
+ffffffff817dca10 T iwn_cmd_done
+ffffffff817dcaf0 T iwn_notif_intr
+ffffffff817dd150 T iwn_init_sensitivity
+ffffffff817dd410 T iwn_wakeup_intr
+ffffffff817dd4d0 T iwn_rval2ridx
+ffffffff817dd550 T iwn_tx
+ffffffff817de070 T iwn_set_pslevel
+ffffffff817de230 T iwn_set_link_quality
+ffffffff817de5d0 T iwn_add_broadcast_node
+ffffffff817de810 T iwn_set_critical_temp
+ffffffff817de8c0 T iwn_set_timing
+ffffffff817dea80 T iwn_send_sensitivity
+ffffffff817deb80 T iwn_send_btcoex
+ffffffff817debe0 T iwn_send_advanced_btcoex
+ffffffff817df450 T iwn5000_runtime_calib
+ffffffff817df500 T iwn_config
+ffffffff817dfa90 T iwn6000_temp_offset_calib
+ffffffff817dfaf0 T iwn2000_temp_offset_calib
+ffffffff817dfb80 T iwn_get_active_dwell_time
+ffffffff817dfbc0 T iwn_limit_dwell
+ffffffff817dfc20 T iwn_get_passive_dwell_time
+ffffffff817dfc90 T iwn5000_query_calibration
+ffffffff817dfd80 T iwn5000_send_calibration
+ffffffff817dfec0 T iwn5000_send_wimax_coex
+ffffffff817dff50 T iwn5000_crystal_calib
+ffffffff817dffb0 T iwn_hw_stop
+ffffffff817e03e0 T iwn_hw_init
+ffffffff817e0b50 T iwn4965_load_bootcode
+ffffffff817e0f20 T iwn5000_load_firmware_section
+ffffffff817e1190 T iwn_read_firmware_leg
+ffffffff817e12a0 T iwn_read_firmware_tlv
+ffffffff817e1510 T iwn_read_firmware
+ffffffff817e1740 T iwn_apm_stop_master
+ffffffff817e2000 T iwm_is_mimo_ht_plcp
+ffffffff817e2040 T iwm_is_mimo_mcs
+ffffffff817e2080 T iwm_store_cscheme
+ffffffff817e20d0 T iwm_firmware_store_section
+ffffffff817e2170 T iwm_set_default_calib
+ffffffff817e21c0 T iwm_fw_info_free
+ffffffff817e2210 T iwm_read_firmware
+ffffffff817e29b0 T iwm_read_prph
+ffffffff817e2a80 T iwm_nic_assert_locked
+ffffffff817e2b20 T iwm_write_prph
+ffffffff817e2c00 T iwm_write_prph64
+ffffffff817e2c40 T iwm_read_mem
+ffffffff817e2d80 T iwm_nic_lock
+ffffffff817e2f50 T iwm_nic_unlock
+ffffffff817e3000 T iwm_write_mem
+ffffffff817e3140 T iwm_write_mem32
+ffffffff817e3250 T iwm_poll_bit
+ffffffff817e3320 T iwm_set_bits_mask_prph
+ffffffff817e3430 T iwm_set_bits_prph
+ffffffff817e3520 T iwm_clear_bits_prph
+ffffffff817e3610 T iwm_dma_contig_alloc
+ffffffff817e3800 T iwm_dma_contig_free
+ffffffff817e38c0 T iwm_alloc_rx_ring
+ffffffff817e3aa0 T iwm_rx_addbuf
+ffffffff817e3c80 T iwm_free_rx_ring
+ffffffff817e3f30 T iwm_disable_rx_dma
+ffffffff817e40d0 T iwm_reset_rx_ring
+ffffffff817e4150 T iwm_alloc_tx_ring
+ffffffff817e4330 T iwm_free_tx_ring
+ffffffff817e4500 T iwm_reset_tx_ring
+ffffffff817e46a0 T iwm_enable_rfkill_int
+ffffffff817e47d0 T iwm_check_rfkill
+ffffffff817e4870 T iwm_enable_interrupts
+ffffffff817e4920 T iwm_enable_fwload_interrupt
+ffffffff817e49f0 T iwm_restore_interrupts
+ffffffff817e4a20 T iwm_disable_interrupts
+ffffffff817e4af0 T iwm_ict_reset
+ffffffff817e4cc0 T iwm_set_hw_ready
+ffffffff817e4de0 T iwm_prepare_card_hw
+ffffffff817e50c0 T iwm_apm_config
+ffffffff817e51a0 T iwm_apm_init
+ffffffff817e5710 T iwm_apm_stop
+ffffffff817e5910 T iwm_init_msix_hw
+ffffffff817e59b0 T iwm_conf_msix_hw
+ffffffff817e5e70 T iwm_start_hw
+ffffffff817e60a0 T iwm_stop_device
+ffffffff817e6690 T iwm_nic_config
+ffffffff817e6760 T iwm_nic_rx_init
+ffffffff817e6780 T iwm_nic_rx_mq_init
+ffffffff817e69a0 T iwm_nic_rx_legacy_init
+ffffffff817e6bf0 T iwm_nic_tx_init
+ffffffff817e6d70 T iwm_nic_init
+ffffffff817e6f60 T iwm_enable_ac_txq
+ffffffff817e7290 T iwm_enable_txq
+ffffffff817e7410 T iwm_send_cmd_pdu
+ffffffff817e7490 T iwm_post_alive
+ffffffff817e7870 T iwm_phy_db_get_section
+ffffffff817e7920 T iwm_phy_db_set_section
+ffffffff817e7a70 T iwm_is_valid_channel
+ffffffff817e7ae0 T iwm_ch_id_to_ch_index
+ffffffff817e7b80 T iwm_channel_id_to_papd
+ffffffff817e7c30 T iwm_channel_id_to_txp
+ffffffff817e7e20 T iwm_phy_db_get_section_data
+ffffffff817e7fa0 T iwm_send_phy_db_cmd
+ffffffff817e8040 T iwm_send_cmd
+ffffffff817e86b0 T iwm_phy_db_send_all_channel_groups
+ffffffff817e8890 T iwm_send_phy_db_data
+ffffffff817e8b80 T iwm_send_time_event_cmd
+ffffffff817e8c90 T iwm_free_resp
+ffffffff817e8d00 T iwm_protect_session
+ffffffff817e8db0 T iwm_unprotect_session
+ffffffff817e8e60 T iwm_nvm_read_chunk
+ffffffff817e8fe0 T iwm_nvm_read_section
+ffffffff817e90a0 T iwm_fw_valid_tx_ant
+ffffffff817e90f0 T iwm_fw_valid_rx_ant
+ffffffff817e9130 T iwm_init_channel_map
+ffffffff817e9240 T iwm_setup_ht_rates
+ffffffff817e92d0 T iwm_sta_rx_agg
+ffffffff817e9500 T iwm_send_cmd_pdu_status
+ffffffff817e9590 T iwm_htprot_task
+ffffffff817e9620 T iwm_mac_ctxt_cmd
+ffffffff817e9820 T iwm_update_htprot
+ffffffff817e9890 T iwm_add_task
+ffffffff817e9900 T iwm_ba_task
+ffffffff817e9b00 T iwm_ampdu_rx_start
+ffffffff817e9bf0 T iwm_ampdu_rx_stop
+ffffffff817e9c80 T iwm_set_hw_address_8000
+ffffffff817e9e60 T iwm_parse_nvm_data
+ffffffff817ea2d0 T iwm_parse_nvm_sections
+ffffffff817ea3d0 T iwm_nvm_init
+ffffffff817ea670 T iwm_firmware_load_sect
+ffffffff817ea730 T iwm_firmware_load_chunk
+ffffffff817ea9d0 T iwm_load_firmware_7000
+ffffffff817eac40 T iwm_load_cpu_sections_8000
+ffffffff817eaff0 T iwm_load_firmware_8000
+ffffffff817eb1a0 T iwm_load_firmware
+ffffffff817eb290 T iwm_start_fw
+ffffffff817eb450 T iwm_send_tx_ant_cfg
+ffffffff817eb4e0 T iwm_send_phy_cfg_cmd
+ffffffff817eb590 T iwm_send_dqa_cmd
+ffffffff817eb620 T iwm_load_ucode_wait_alive
+ffffffff817eb860 T iwm_save_fw_paging
+ffffffff817eb8d0 T iwm_send_paging_cmd
+ffffffff817eba20 T iwm_free_fw_paging
+ffffffff817ebb70 T iwm_run_init_mvm_ucode
+ffffffff817ebfb0 T iwm_send_bt_init_conf
+ffffffff817ec040 T iwm_sf_config
+ffffffff817ec2a0 T iwm_config_ltr
+ffffffff817ec360 T iwm_get_signal_strength
+ffffffff817ec3d0 T iwm_rxmq_get_signal_strength
+ffffffff817ec420 T iwm_rx_rx_phy_cmd
+ffffffff817ec480 T iwm_get_noise
+ffffffff817ec4f0 T iwm_rx_frame
+ffffffff817ec7d0 T iwm_rx_mpdu
+ffffffff817ec940 T iwm_rx_mpdu_mq
+ffffffff817ecad0 T iwm_enable_ht_cck_fallback
+ffffffff817ecba0 T iwm_rx_tx_cmd_single
+ffffffff817ece30 T iwm_txd_done
+ffffffff817ecf20 T iwm_rx_tx_cmd
+ffffffff817ed0f0 T iwm_rx_bmiss
+ffffffff817ed1f0 T iwm_binding_cmd
+ffffffff817ed350 T iwm_phy_ctxt_cmd_hdr
+ffffffff817ed3c0 T iwm_phy_ctxt_cmd_data
+ffffffff817ed490 T iwm_phy_ctxt_cmd
+ffffffff817ed5f0 T iwm_send_cmd_status
+ffffffff817ed710 T iwm_cmd_done
+ffffffff817ed8c0 T iwm_tx_fill_cmd
+ffffffff817edbb0 T iwm_rval2ridx
+ffffffff817edc30 T iwm_tx
+ffffffff817ee410 T iwm_flush_tx_path
+ffffffff817ee4d0 T iwm_led_enable
+ffffffff817ee500 T iwm_led_disable
+ffffffff817ee530 T iwm_led_is_enabled
+ffffffff817ee590 T iwm_led_blink_timeout
+ffffffff817ee600 T iwm_led_blink_start
+ffffffff817ee650 T iwm_led_blink_stop
+ffffffff817ee690 T iwm_beacon_filter_send_cmd
+ffffffff817ee710 T iwm_beacon_filter_set_cqm_params
+ffffffff817ee740 T iwm_update_beacon_abort
+ffffffff817ee830 T iwm_power_build_cmd
+ffffffff817ee8c0 T iwm_power_mac_update_mode
+ffffffff817eead0 T iwm_power_update_device
+ffffffff817eeb70 T iwm_enable_beacon_filter
+ffffffff817eec60 T iwm_disable_beacon_filter
+ffffffff817eed30 T iwm_add_sta_cmd
+ffffffff817eefc0 T iwm_add_aux_sta
+ffffffff817ef140 T iwm_rm_sta_cmd
+ffffffff817ef200 T iwm_scan_rx_chain
+ffffffff817ef280 T iwm_scan_rate_n_flags
+ffffffff817ef3b0 T iwm_lmac_scan_fill_channels
+ffffffff817ef480 T iwm_umac_scan_fill_channels
+ffffffff817ef560 T iwm_fill_probe_req_v1
+ffffffff817ef600 T iwm_fill_probe_req
+ffffffff817ef8c0 T iwm_lmac_scan
+ffffffff817efdd0 T iwm_config_umac_scan
+ffffffff817effe0 T iwm_umac_scan_size
+ffffffff817f0040 T iwm_get_scan_req_umac_chan_param
+ffffffff817f0090 T iwm_get_scan_req_umac_data
+ffffffff817f00e0 T iwm_umac_scan
+ffffffff817f05b0 T iwm_ridx2rate
+ffffffff817f0610 T iwm_ack_rates
+ffffffff817f08f0 T iwm_mac_ctxt_cmd_common
+ffffffff817f0c20 T iwm_mac_ctxt_cmd_fill_sta
+ffffffff817f0cd0 T iwm_update_quotas
+ffffffff817f0fd0 T iwm_del_task
+ffffffff817f1030 T iwm_scan
+ffffffff817f12a0 T iwm_scan_abort
+ffffffff817f13c0 T iwm_bgscan
+ffffffff817f1460 T iwm_umac_scan_abort
+ffffffff817f14f0 T iwm_lmac_scan_abort
+ffffffff817f1590 T iwm_auth
+ffffffff817f1ac0 T iwm_deauth
+ffffffff817f1e70 T iwm_assoc
+ffffffff817f1f20 T iwm_disassoc
+ffffffff817f2030 T iwm_run
+ffffffff817f26d0 T iwm_allow_mcast
+ffffffff817f27d0 T iwm_setrates
+ffffffff817f2ca0 T iwm_run_stop
+ffffffff817f3160 T iwm_node_alloc
+ffffffff817f3180 T iwm_calib_timeout
+ffffffff817f32d0 T iwm_setrates_task
+ffffffff817f3330 T iwm_media_change
+ffffffff817f3510 T iwm_stop
+ffffffff817f3750 T iwm_init
+ffffffff817f38c0 T iwm_newstate_task
+ffffffff817f3b30 T iwm_newstate
+ffffffff817f3c70 T iwm_endscan
+ffffffff817f3cc0 T iwm_fill_sf_command
+ffffffff817f3dc0 T iwm_send_update_mcc_cmd
+ffffffff817f3f20 T iwm_tt_tx_backoff
+ffffffff817f3fb0 T iwm_fill_paging_mem
+ffffffff817f4100 T iwm_alloc_fw_paging_mem
+ffffffff817f42b0 T iwm_init_hw
+ffffffff817f4bb0 T iwm_preinit
+ffffffff817f4da0 T iwm_start
+ffffffff817f4f80 T iwm_watchdog
+ffffffff817f5040 T iwm_ioctl
+ffffffff817f51b0 T iwm_rx_pkt_valid
+ffffffff817f5200 T iwm_rx_pkt
+ffffffff817f60f0 T iwm_notif_intr
+ffffffff817f6250 T iwm_intr
+ffffffff817f6610 T iwm_intr_msix
+ffffffff817f6840 T iwm_match
+ffffffff817f6860 T iwm_attach_hook
+ffffffff817f68a0 T iwm_attach
+ffffffff817f76d0 T iwm_radiotap_attach
+ffffffff817f7760 T iwm_init_task
+ffffffff817f7820 T iwm_resume
+ffffffff817f79d0 T iwm_activate
+ffffffff817f8000 T iwx_is_mimo_ht_plcp
+ffffffff817f8040 T iwx_is_mimo_mcs
+ffffffff817f8080 T iwx_store_cscheme
+ffffffff817f80d0 T iwx_ctxt_info_alloc_dma
+ffffffff817f8160 T iwx_dma_contig_alloc
+ffffffff817f8350 T iwx_ctxt_info_free_paging
+ffffffff817f8480 T iwx_dma_contig_free
+ffffffff817f8540 T iwx_get_num_sections
+ffffffff817f85c0 T iwx_init_fw_sec
+ffffffff817f89d0 T iwx_alloc_fw_monitor_block
+ffffffff817f8a70 T iwx_alloc_fw_monitor
+ffffffff817f8b20 T iwx_apply_debug_destination
+ffffffff817f8eb0 T iwx_nic_lock
+ffffffff817f9070 T iwx_write_prph
+ffffffff817f9150 T iwx_set_bits_prph
+ffffffff817f9240 T iwx_clear_bits_prph
+ffffffff817f9330 T iwx_read_prph
+ffffffff817f9400 T iwx_nic_unlock
+ffffffff817f94b0 T iwx_ctxt_info_init
+ffffffff817f97e0 T iwx_ctxt_info_free
+ffffffff817f98c0 T iwx_ctxt_info_free_fw_img
+ffffffff817f9a40 T iwx_firmware_store_section
+ffffffff817f9ae0 T iwx_set_default_calib
+ffffffff817f9b30 T iwx_fw_info_free
+ffffffff817f9b80 T iwx_read_firmware
+ffffffff817fa4e0 T iwx_nic_assert_locked
+ffffffff817fa580 T iwx_write_prph64
+ffffffff817fa5c0 T iwx_read_mem
+ffffffff817fa700 T iwx_write_mem
+ffffffff817fa840 T iwx_write_mem32
+ffffffff817fa950 T iwx_poll_bit
+ffffffff817faa20 T iwx_set_bits_mask_prph
+ffffffff817fab30 T iwx_alloc_rx_ring
+ffffffff817facd0 T iwx_rx_addbuf
+ffffffff817fae90 T iwx_free_rx_ring
+ffffffff817fb140 T iwx_disable_rx_dma
+ffffffff817fb260 T iwx_reset_rx_ring
+ffffffff817fb2e0 T iwx_alloc_tx_ring
+ffffffff817fb500 T iwx_free_tx_ring
+ffffffff817fb7b0 T iwx_reset_tx_ring
+ffffffff817fb8e0 T iwx_enable_rfkill_int
+ffffffff817fb9c0 T iwx_check_rfkill
+ffffffff817fba60 T iwx_enable_interrupts
+ffffffff817fbb10 T iwx_enable_fwload_interrupt
+ffffffff817fbbf0 T iwx_restore_interrupts
+ffffffff817fbc20 T iwx_disable_interrupts
+ffffffff817fbcf0 T iwx_ict_reset
+ffffffff817fbec0 T iwx_set_hw_ready
+ffffffff817fbfe0 T iwx_prepare_card_hw
+ffffffff817fc2c0 T iwx_apm_config
+ffffffff817fc3a0 T iwx_apm_init
+ffffffff817fc620 T iwx_apm_stop
+ffffffff817fc820 T iwx_init_msix_hw
+ffffffff817fc8c0 T iwx_conf_msix_hw
+ffffffff817fcd80 T iwx_start_hw
+ffffffff817fcfc0 T iwx_stop_device
+ffffffff817fd3f0 T iwx_nic_config
+ffffffff817fd470 T iwx_nic_rx_init
+ffffffff817fd4c0 T iwx_nic_init
+ffffffff817fd5d0 T iwx_enable_txq
+ffffffff817fd790 T iwx_send_cmd
+ffffffff817fdd50 T iwx_free_resp
+ffffffff817fddc0 T iwx_post_alive
+ffffffff817fdea0 T iwx_send_time_event_cmd
+ffffffff817fdfb0 T iwx_protect_session
+ffffffff817fe060 T iwx_unprotect_session
+ffffffff817fe110 T iwx_nvm_read_chunk
+ffffffff817fe290 T iwx_nvm_read_section
+ffffffff817fe350 T iwx_fw_valid_tx_ant
+ffffffff817fe390 T iwx_fw_valid_rx_ant
+ffffffff817fe3d0 T iwx_init_channel_map
+ffffffff817fe4e0 T iwx_setup_ht_rates
+ffffffff817fe570 T iwx_sta_rx_agg
+ffffffff817fe790 T iwx_send_cmd_pdu_status
+ffffffff817fe820 T iwx_htprot_task
+ffffffff817fe8b0 T iwx_mac_ctxt_cmd
+ffffffff817feab0 T iwx_update_htprot
+ffffffff817feb20 T iwx_add_task
+ffffffff817feb90 T iwx_ba_task
+ffffffff817fed80 T iwx_ampdu_rx_start
+ffffffff817fee70 T iwx_ampdu_rx_stop
+ffffffff817fef00 T iwx_set_hw_address_8000
+ffffffff817ff0e0 T iwx_parse_nvm_data
+ffffffff817ff2c0 T iwx_parse_nvm_sections
+ffffffff817ff340 T iwx_nvm_init
+ffffffff817ff550 T iwx_load_firmware
+ffffffff817ff650 T iwx_start_fw
+ffffffff817ff870 T iwx_send_tx_ant_cfg
+ffffffff817ff900 T iwx_send_cmd_pdu
+ffffffff817ff980 T iwx_send_phy_cfg_cmd
+ffffffff817ffa20 T iwx_send_dqa_cmd
+ffffffff817ffab0 T iwx_load_ucode_wait_alive
+ffffffff817ffb00 T iwx_run_init_mvm_ucode
+ffffffff817ffd40 T iwx_config_ltr
+ffffffff817ffe00 T iwx_update_rx_desc
+ffffffff817ffe60 T iwx_rxmq_get_signal_strength
+ffffffff817ffeb0 T iwx_rx_rx_phy_cmd
+ffffffff817fff10 T iwx_get_noise
+ffffffff817fff80 T iwx_rx_frame
+ffffffff81800260 T iwx_rx_mpdu_mq
+ffffffff818003f0 T iwx_enable_ht_cck_fallback
+ffffffff818004c0 T iwx_rx_tx_cmd_single
+ffffffff818006e0 T iwx_txd_done
+ffffffff818007d0 T iwx_rx_tx_cmd
+ffffffff81800990 T iwx_rx_bmiss
+ffffffff81800a90 T iwx_binding_cmd
+ffffffff81800c10 T iwx_phy_ctxt_cmd_hdr
+ffffffff81800c80 T iwx_phy_ctxt_cmd_data
+ffffffff81800d90 T iwx_phy_ctxt_cmd
+ffffffff81800f40 T iwx_send_cmd_status
+ffffffff81801060 T iwx_cmd_done
+ffffffff81801140 T iwx_tx_fill_cmd
+ffffffff81801360 T iwx_rval2ridx
+ffffffff818013e0 T iwx_tx
+ffffffff81801940 T iwx_flush_tx_path
+ffffffff81801a00 T iwx_beacon_filter_send_cmd
+ffffffff81801a80 T iwx_update_beacon_abort
+ffffffff81801b70 T iwx_power_build_cmd
+ffffffff81801c00 T iwx_power_mac_update_mode
+ffffffff81801e10 T iwx_power_update_device
+ffffffff81801eb0 T iwx_enable_beacon_filter
+ffffffff81801fa0 T iwx_disable_beacon_filter
+ffffffff81802070 T iwx_add_sta_cmd
+ffffffff81802270 T iwx_add_aux_sta
+ffffffff81802390 T iwx_rm_sta_cmd
+ffffffff81802450 T iwx_umac_scan_fill_channels
+ffffffff81802530 T iwx_fill_probe_req_v1
+ffffffff818025d0 T iwx_fill_probe_req
+ffffffff81802890 T iwx_config_umac_scan
+ffffffff81802aa0 T iwx_umac_scan_size
+ffffffff81802b00 T iwx_get_scan_req_umac_chan_param
+ffffffff81802b50 T iwx_get_scan_req_umac_data
+ffffffff81802ba0 T iwx_umac_scan
+ffffffff81803020 T iwx_ridx2rate
+ffffffff81803080 T iwx_ack_rates
+ffffffff81803360 T iwx_mac_ctxt_cmd_common
+ffffffff81803690 T iwx_mac_ctxt_cmd_fill_sta
+ffffffff81803740 T iwx_clear_statistics
+ffffffff81803820 T iwx_update_quotas
+ffffffff81803b20 T iwx_del_task
+ffffffff81803b80 T iwx_scan
+ffffffff81803d20 T iwx_scan_abort
+ffffffff81803dc0 T iwx_bgscan
+ffffffff81803e40 T iwx_umac_scan_abort
+ffffffff81803ed0 T iwx_enable_data_tx_queues
+ffffffff81803f80 T iwx_auth
+ffffffff818045b0 T iwx_deauth
+ffffffff81804950 T iwx_assoc
+ffffffff81804a80 T iwx_disassoc
+ffffffff81804b90 T iwx_run
+ffffffff818050c0 T iwx_sf_config
+ffffffff81805320 T iwx_allow_mcast
+ffffffff81805420 T iwx_run_stop
+ffffffff818057c0 T iwx_node_alloc
+ffffffff818057e0 T iwx_calib_timeout
+ffffffff818058b0 T iwx_media_change
+ffffffff81805a90 T iwx_stop
+ffffffff81805c80 T iwx_init
+ffffffff81805df0 T iwx_newstate_task
+ffffffff81805f70 T iwx_newstate
+ffffffff81806090 T iwx_endscan
+ffffffff818060e0 T iwx_fill_sf_command
+ffffffff818061e0 T iwx_send_bt_init_conf
+ffffffff81806270 T iwx_send_update_mcc_cmd
+ffffffff818063a0 T iwx_init_hw
+ffffffff81806ad0 T iwx_preinit
+ffffffff81806cc0 T iwx_start
+ffffffff81806ea0 T iwx_watchdog
+ffffffff81806f60 T iwx_ioctl
+ffffffff818070d0 T iwx_nic_umac_error
+ffffffff81807580 T iwx_desc_lookup
+ffffffff81807710 T iwx_nic_error
+ffffffff81807bd0 T iwx_rx_pkt_valid
+ffffffff81807c20 T iwx_rx_pkt
+ffffffff81808740 T iwx_notif_intr
+ffffffff81808870 T iwx_intr
+ffffffff81808d50 T iwx_intr_msix
+ffffffff818090b0 T iwx_match
+ffffffff818090d0 T iwx_attach_hook
+ffffffff81809110 T iwx_attach
+ffffffff81809cf0 T iwx_radiotap_attach
+ffffffff81809d90 T iwx_init_task
+ffffffff81809e50 T iwx_resume
+ffffffff81809fe0 T iwx_activate
+ffffffff8180b000 T cmpci_match
+ffffffff8180b020 T cmpci_attach
+ffffffff8180b500 T cmpci_activate
+ffffffff8180b580 T cmpci_open
+ffffffff8180b5b0 T cmpci_close
+ffffffff8180b5e0 T cmpci_set_params
+ffffffff8180c060 T cmpci_round_blocksize
+ffffffff8180c090 T cmpci_halt_output
+ffffffff8180c250 T cmpci_halt_input
+ffffffff8180c3e0 T cmpci_set_port
+ffffffff8180c540 T cmpci_get_port
+ffffffff8180c610 T cmpci_query_devinfo
+ffffffff8180ce20 T cmpci_malloc
+ffffffff8180ce80 T cmpci_free
+ffffffff8180cf50 T cmpci_round_buffersize
+ffffffff8180cf90 T cmpci_get_props
+ffffffff8180cfc0 T cmpci_trigger_output
+ffffffff8180d2a0 T cmpci_trigger_input
+ffffffff8180d540 T cmpci_mixerreg_read
+ffffffff8180d5d0 T cmpci_mixerreg_write
+ffffffff8180d640 T cmpci_reg_partial_write_1
+ffffffff8180d6d0 T cmpci_reg_partial_write_4
+ffffffff8180d760 T cmpci_reg_set_1
+ffffffff8180d7c0 T cmpci_reg_clear_1
+ffffffff8180d830 T cmpci_reg_set_4
+ffffffff8180d890 T cmpci_reg_clear_4
+ffffffff8180d900 T cmpci_reg_set_reg_misc
+ffffffff8180d940 T cmpci_reg_clear_reg_misc
+ffffffff8180d980 T cmpci_rate_to_index
+ffffffff8180da00 T cmpci_index_to_rate
+ffffffff8180da30 T cmpci_index_to_divider
+ffffffff8180da60 T cmpci_intr
+ffffffff8180dd90 T cmpci_set_mixer_gain
+ffffffff8180e560 T cmpci_resume
+ffffffff8180e5d0 T cmpci_alloc_dmamem
+ffffffff8180e7b0 T cmpci_free_dmamem
+ffffffff8180e870 T cmpci_find_dmamem
+ffffffff8180e8c0 T cmpci_adjust
+ffffffff8180e900 T cmpci_set_out_ports
+ffffffff8180ef60 T cmpci_set_in_ports
+ffffffff81810000 T iha_pci_probe
+ffffffff81810060 T iha_pci_attach
+ffffffff81811000 T pcscp_match
+ffffffff81811030 T pcscp_attach
+ffffffff81811420 T pcscp_read_reg
+ffffffff81811450 T pcscp_write_reg
+ffffffff81811480 T pcscp_dma_isintr
+ffffffff818114d0 T pcscp_dma_reset
+ffffffff81811530 T pcscp_dma_intr
+ffffffff81811b00 T pcscp_dma_setup
+ffffffff81811d70 T pcscp_dma_go
+ffffffff81811ea0 T pcscp_dma_stop
+ffffffff81811f30 T pcscp_dma_isactive
+ffffffff81812000 T bge_probe
+ffffffff81812020 T bge_attach
+ffffffff818135e0 T bge_detach
+ffffffff81813730 T bge_activate
+ffffffff818137d0 T bge_readmem_ind
+ffffffff81813880 T bge_writemem_ind
+ffffffff81813940 T bge_writereg_ind
+ffffffff81813990 T bge_writembx
+ffffffff818139d0 T bge_ape_lock_init
+ffffffff81813bf0 T bge_ape_read_fw_ver
+ffffffff81813d50 T bge_ape_lock
+ffffffff81813f10 T bge_ape_unlock
+ffffffff81813fe0 T bge_ape_send_event
+ffffffff818141e0 T bge_ape_driver_state_change
+ffffffff818143c0 T bge_nvram_getbyte
+ffffffff81814620 T bge_read_nvram
+ffffffff818146d0 T bge_eeprom_getbyte
+ffffffff81814870 T bge_read_eeprom
+ffffffff81814900 T bge_miibus_readreg
+ffffffff81814be0 T bge_miibus_writereg
+ffffffff81814ef0 T bge_miibus_statchg
+ffffffff818150e0 T bge_newbuf
+ffffffff81815260 T bge_newbuf_jumbo
+ffffffff818154d0 T bge_init_rx_ring_std
+ffffffff81815640 T bge_fill_rx_ring_std
+ffffffff81815790 T bge_rxtick
+ffffffff818157d0 T bge_rxtick_jumbo
+ffffffff81815810 T bge_fill_rx_ring_jumbo
+ffffffff81815960 T bge_free_rx_ring_std
+ffffffff81815a70 T bge_init_rx_ring_jumbo
+ffffffff81815c70 T bge_free_rx_ring_jumbo
+ffffffff81815dc0 T bge_free_tx_ring
+ffffffff81815e90 T bge_init_tx_ring
+ffffffff818160a0 T bge_iff
+ffffffff81816200 T bge_sig_pre_reset
+ffffffff81816230 T bge_sig_post_reset
+ffffffff818162b0 T bge_sig_legacy
+ffffffff818162e0 T bge_stop_fw
+ffffffff81816310 T bge_dma_swap_options
+ffffffff81816350 T bge_phy_addr
+ffffffff81816410 T bge_chipinit
+ffffffff81816890 T bge_blockinit
+ffffffff81817fe0 T bge_lookup_rev
+ffffffff818182a0 T bge_can_use_msi
+ffffffff81818300 T bge_reset
+ffffffff81818d00 T bge_ioctl
+ffffffff81819070 T bge_start
+ffffffff81819250 T bge_watchdog
+ffffffff818192b0 T bge_intr
+ffffffff818194b0 T bge_ifmedia_upd
+ffffffff81819790 T bge_ifmedia_sts
+ffffffff81819880 T bge_tick
+ffffffff81819a40 T bge_stop
+ffffffff8181a8b0 T bge_init
+ffffffff8181ade0 T bge_rxeof
+ffffffff8181b200 T bge_rxcsum
+ffffffff8181b2a0 T bge_txeof
+ffffffff8181b4a0 T bge_link_upd
+ffffffff8181b800 T bge_stats_update_regs
+ffffffff8181b9f0 T bge_stats_update
+ffffffff8181bb10 T bge_compact_dma_runt
+ffffffff8181bcf0 T bge_cksum_pad
+ffffffff8181bdd0 T bge_encap
+ffffffff8181c120 T bge_rxrinfo
+ffffffff8181c280 T bge_stop_block
+ffffffff8181d000 T bnx_probe
+ffffffff8181d020 T bnx_attach
+ffffffff8181d430 T nswaph
+ffffffff8181d480 T bnx_read_firmware
+ffffffff8181e060 T bnx_read_rv2p
+ffffffff8181e180 T bnx_reg_rd_ind
+ffffffff8181e1d0 T bnx_intr
+ffffffff8181e430 T bnx_attachhook
+ffffffff8181e8a0 T bnx_release_resources
+ffffffff8181e910 T bnx_reset
+ffffffff8181ee10 T bnx_chipinit
+ffffffff8181f0a0 T bnx_nvram_test
+ffffffff8181f200 T bnx_get_mac_addr
+ffffffff8181f320 T bnx_get_media
+ffffffff8181f4c0 T bnx_dma_alloc
+ffffffff8181fe40 T bnx_ioctl
+ffffffff81820070 T bnx_start
+ffffffff81820210 T bnx_watchdog
+ffffffff81820290 T bnx_miibus_read_reg
+ffffffff81820500 T bnx_miibus_write_reg
+ffffffff81820750 T bnx_miibus_statchg
+ffffffff81820950 T bnx_init_media
+ffffffff818209e0 T bnx_ifmedia_upd
+ffffffff81820a70 T bnx_ifmedia_sts
+ffffffff81820ae0 T bnx_tick
+ffffffff81820bf0 T bnx_rxrefill
+ffffffff81820c40 T bnx_mgmt_init
+ffffffff81820d50 T bnx_reg_wr_ind
+ffffffff81820da0 T bnx_ctx_wr
+ffffffff81820f90 T bnx_acquire_nvram_lock
+ffffffff81821040 T bnx_release_nvram_lock
+ffffffff818210f0 T bnx_enable_nvram_access
+ffffffff81821150 T bnx_disable_nvram_access
+ffffffff818211b0 T bnx_nvram_read_dword
+ffffffff81821330 T bnx_init_nvram
+ffffffff81821ae0 T bnx_nvram_read
+ffffffff81821e30 T bnx_dma_free
+ffffffff81822360 T bnx_fw_sync
+ffffffff81822540 T bnx_load_rv2p_fw
+ffffffff81822660 T bnx_load_cpu_fw
+ffffffff81822ad0 T bnx_init_cpus
+ffffffff81823270 T bnx_init_context
+ffffffff81823920 T bnx_set_mac_addr
+ffffffff818239a0 T bnx_stop
+ffffffff81823c70 T bnx_disable_intr
+ffffffff81823cc0 T bnx_free_rx_chain
+ffffffff81823d70 T bnx_free_tx_chain
+ffffffff81823e50 T bnx_blockinit
+ffffffff81824440 T bnx_get_buf
+ffffffff81824620 T bnx_init_tx_context
+ffffffff81824700 T bnx_init_tx_chain
+ffffffff81824790 T bnx_init_rx_context
+ffffffff81824850 T bnx_fill_rx_chain
+ffffffff81824990 T bnx_init_rx_chain
+ffffffff81824a80 T bnx_phy_intr
+ffffffff81824b20 T bnx_rx_intr
+ffffffff81824e50 T bnx_tx_intr
+ffffffff81824fb0 T bnx_enable_intr
+ffffffff81825070 T bnx_init
+ffffffff81825400 T bnx_iff
+ffffffff81825810 T bnx_tx_encap
+ffffffff81825a60 T bnx_stats_update
+ffffffff81826000 T vge_probe
+ffffffff81826020 T vge_attach
+ffffffff818263f0 T vge_detach
+ffffffff818264a0 T vge_read_eeprom
+ffffffff818265a0 T vge_miipoll_stop
+ffffffff81826660 T vge_miipoll_start
+ffffffff818267c0 T vge_miibus_readreg
+ffffffff818269b0 T vge_miibus_writereg
+ffffffff81826b90 T vge_cam_clear
+ffffffff81826ef0 T vge_cam_set
+ffffffff818272b0 T vge_iff
+ffffffff81827470 T vge_reset
+ffffffff81827620 T vge_allocmem
+ffffffff81827a40 T vge_freemem
+ffffffff81827b80 T vge_intr
+ffffffff81827d80 T vge_ioctl
+ffffffff81827ed0 T vge_start
+ffffffff818280e0 T vge_watchdog
+ffffffff81828150 T vge_miibus_statchg
+ffffffff81828380 T vge_ifmedia_upd
+ffffffff818283a0 T vge_ifmedia_sts
+ffffffff81828400 T vge_tick
+ffffffff818284d0 T vge_stop
+ffffffff818286c0 T vge_newbuf
+ffffffff818288e0 T vge_tx_list_init
+ffffffff81828980 T vge_rx_list_init
+ffffffff81828a70 T vge_rxeof
+ffffffff81828f10 T vge_txeof
+ffffffff818290a0 T vge_init
+ffffffff81829830 T vge_encap
+ffffffff8182a000 T stge_match
+ffffffff8182a020 T stge_attach
+ffffffff8182a8a0 T stge_mii_bitbang_read
+ffffffff8182a8f0 T stge_mii_bitbang_write
+ffffffff8182a920 T stge_tick
+ffffffff8182aa50 T stge_intr
+ffffffff8182ad40 T stge_reset
+ffffffff8182ae30 T stge_read_eeprom
+ffffffff8182af70 T stge_mii_readreg
+ffffffff8182af90 T stge_mii_writereg
+ffffffff8182afb0 T stge_mii_statchg
+ffffffff8182b000 T stge_mediachange
+ffffffff8182b050 T stge_mediastatus
+ffffffff8182b0b0 T stge_ioctl
+ffffffff8182b200 T stge_start
+ffffffff8182b500 T stge_watchdog
+ffffffff8182b590 T stge_txintr
+ffffffff8182b6d0 T stge_init
+ffffffff8182bef0 T stge_stop
+ffffffff8182c110 T stge_iff
+ffffffff8182c240 T stge_rxintr
+ffffffff8182c740 T stge_stats_update
+ffffffff8182c860 T stge_add_rxbuf
+ffffffff8182ca70 T stge_rxdrain
+ffffffff8182d000 T nfe_match
+ffffffff8182d020 T nfe_attach
+ffffffff8182d6a0 T nfe_activate
+ffffffff8182d720 T nfe_stop
+ffffffff8182d8b0 T nfe_init
+ffffffff8182de70 T nfe_intr
+ffffffff8182df60 T nfe_get_macaddr
+ffffffff8182e050 T nfe_alloc_tx_ring
+ffffffff8182e280 T nfe_alloc_rx_ring
+ffffffff8182e600 T nfe_free_tx_ring
+ffffffff8182e760 T nfe_ioctl
+ffffffff8182e8b0 T nfe_start
+ffffffff8182ea80 T nfe_watchdog
+ffffffff8182eae0 T nfe_wol
+ffffffff8182eb70 T nfe_miibus_readreg
+ffffffff8182ed00 T nfe_miibus_writereg
+ffffffff8182ee70 T nfe_miibus_statchg
+ffffffff8182efe0 T nfe_ifmedia_upd
+ffffffff8182f030 T nfe_ifmedia_sts
+ffffffff8182f090 T nfe_tick
+ffffffff8182f0e0 T nfe_rxeof
+ffffffff8182f510 T nfe_txeof
+ffffffff8182f7c0 T nfe_iff
+ffffffff8182fac0 T nfe_txdesc32_sync
+ffffffff8182fb00 T nfe_txdesc64_sync
+ffffffff8182fb40 T nfe_txdesc32_rsync
+ffffffff8182fbd0 T nfe_txdesc64_rsync
+ffffffff8182fc60 T nfe_rxdesc32_sync
+ffffffff8182fca0 T nfe_rxdesc64_sync
+ffffffff8182fce0 T nfe_encap
+ffffffff8182ffa0 T nfe_set_macaddr
+ffffffff81830010 T nfe_reset_tx_ring
+ffffffff81830140 T nfe_reset_rx_ring
+ffffffff81830210 T nfe_free_rx_ring
+ffffffff81831000 T et_match
+ffffffff81831020 T et_attach
+ffffffff818315c0 T et_detach
+ffffffff818316a0 T et_intr
+ffffffff818317b0 T et_bus_config
+ffffffff81831840 T et_get_eaddr
+ffffffff818318c0 T et_reset
+ffffffff81831960 T et_disable_intrs
+ffffffff81831990 T et_dma_alloc
+ffffffff81831b80 T et_ioctl
+ffffffff81831cf0 T et_start
+ffffffff81831e10 T et_watchdog
+ffffffff81831e50 T et_chip_attach
+ffffffff81831f50 T et_miibus_readreg
+ffffffff818320a0 T et_miibus_writereg
+ffffffff818321d0 T et_miibus_statchg
+ffffffff818322c0 T et_ifmedia_upd
+ffffffff81832340 T et_ifmedia_sts
+ffffffff818323a0 T et_tick
+ffffffff818323f0 T et_txtick
+ffffffff81832420 T et_stop
+ffffffff81832650 T et_dma_free
+ffffffff81832810 T et_stop_rxdma
+ffffffff818328c0 T et_stop_txdma
+ffffffff81832910 T et_free_tx_ring
+ffffffff818329b0 T et_free_rx_ring
+ffffffff81832ae0 T et_enable_intrs
+ffffffff81832b10 T et_dma_mem_create
+ffffffff81832cd0 T et_dma_mbuf_create
+ffffffff81833000 T et_dma_mem_destroy
+ffffffff81833070 T et_dma_mbuf_destroy
+ffffffff818331d0 T et_rxeof
+ffffffff81833580 T et_txeof
+ffffffff81833790 T et_init
+ffffffff818339f0 T et_init_tx_ring
+ffffffff81833aa0 T et_init_rx_ring
+ffffffff81833bf0 T et_chip_init
+ffffffff81833ed0 T et_enable_txrx
+ffffffff81834000 T et_start_rxdma
+ffffffff818340d0 T et_start_txdma
+ffffffff81834120 T et_setmulti
+ffffffff818343d0 T et_encap
+ffffffff818347f0 T et_init_mac
+ffffffff81834950 T et_init_rxmac
+ffffffff81834bf0 T et_init_txmac
+ffffffff81834c70 T et_init_rxdma
+ffffffff81834fe0 T et_init_txdma
+ffffffff81835110 T et_newbuf_cluster
+ffffffff81835120 T et_newbuf
+ffffffff81835360 T et_newbuf_hdr
+ffffffff81836000 T jme_match
+ffffffff81836020 T jme_attach
+ffffffff818365c0 T jme_miibus_readreg
+ffffffff818366d0 T jme_miibus_writereg
+ffffffff818367f0 T jme_miibus_statchg
+ffffffff81836d20 T jme_stop_rx
+ffffffff81836e10 T jme_stop_tx
+ffffffff81836ef0 T jme_rxeof
+ffffffff81837030 T jme_txeof
+ffffffff81837260 T jme_init_tx_ring
+ffffffff81837310 T jme_init_ssb
+ffffffff81837370 T jme_mac_config
+ffffffff81837770 T jme_mediastatus
+ffffffff818377d0 T jme_mediachange
+ffffffff81837820 T jme_eeprom_read_byte
+ffffffff81837970 T jme_eeprom_macaddr
+ffffffff81837ac0 T jme_reg_macaddr
+ffffffff81837b60 T jme_map_intr_vector
+ffffffff81837c00 T jme_intr
+ffffffff81837db0 T jme_reset
+ffffffff81837e20 T jme_dma_alloc
+ffffffff818383f0 T jme_ioctl
+ffffffff81838540 T jme_start
+ffffffff81838690 T jme_watchdog
+ffffffff81838730 T jme_tick
+ffffffff81838790 T jme_detach
+ffffffff81838850 T jme_stop
+ffffffff81838b40 T jme_dma_free
+ffffffff81838c70 T jme_encap
+ffffffff81838f00 T jme_init
+ffffffff81839690 T jme_iff
+ffffffff81839800 T jme_discard_rxbufs
+ffffffff81839880 T jme_rxpkt
+ffffffff81839c20 T jme_newbuf
+ffffffff81839d90 T jme_init_rx_ring
+ffffffff81839ec0 T jme_set_vlan
+ffffffff8183a000 T age_match
+ffffffff8183a020 T age_attach
+ffffffff8183a4c0 T age_intr
+ffffffff8183a6b0 T age_phy_reset
+ffffffff8183af60 T age_reset
+ffffffff8183b090 T age_dma_alloc
+ffffffff8183b7f0 T age_get_macaddr
+ffffffff8183b9e0 T age_ioctl
+ffffffff8183bb30 T age_start
+ffffffff8183bca0 T age_watchdog
+ffffffff8183bd30 T age_miibus_readreg
+ffffffff8183be30 T age_miibus_writereg
+ffffffff8183bf30 T age_miibus_statchg
+ffffffff8183c110 T age_mediachange
+ffffffff8183c160 T age_mediastatus
+ffffffff8183c1c0 T age_tick
+ffffffff8183c220 T age_dma_free
+ffffffff8183c4d0 T age_detach
+ffffffff8183c590 T age_stop
+ffffffff8183c8a0 T age_stop_rxmac
+ffffffff8183c9e0 T age_stop_txmac
+ffffffff8183cb20 T age_mac_config
+ffffffff8183cbd0 T age_rxintr
+ffffffff8183cda0 T age_txintr
+ffffffff8183cf60 T age_init
+ffffffff8183d960 T age_stats_update
+ffffffff8183dc80 T age_encap
+ffffffff8183df00 T age_iff
+ffffffff8183e070 T age_rxeof
+ffffffff8183e3c0 T age_newbuf
+ffffffff8183e550 T age_init_rx_ring
+ffffffff8183e630 T age_init_rr_ring
+ffffffff8183e6b0 T age_init_tx_ring
+ffffffff8183e760 T age_init_cmb_block
+ffffffff8183e7b0 T age_init_smb_block
+ffffffff8183e800 T age_rxvlan
+ffffffff8183f000 T alc_match
+ffffffff8183f020 T alc_attach
+ffffffff8183f8a0 T alc_detach
+ffffffff8183f970 T alc_activate
+ffffffff8183f9f0 T alc_miibus_readreg
+ffffffff8183fba0 T alc_mii_readreg_816x
+ffffffff8183fca0 T alc_mii_readreg_813x
+ffffffff8183fdb0 T alc_miibus_writereg
+ffffffff8183ff70 T alc_mii_writereg_816x
+ffffffff81840080 T alc_mii_writereg_813x
+ffffffff81840180 T alc_miibus_statchg
+ffffffff81840570 T alc_stop_mac
+ffffffff81840660 T alc_start_queue
+ffffffff81840720 T alc_mac_config
+ffffffff81840800 T alc_aspm
+ffffffff818408d0 T alc_dsp_fixup
+ffffffff81840eb0 T alc_miidbg_readreg
+ffffffff81840ef0 T alc_miidbg_writereg
+ffffffff81840f30 T alc_miiext_readreg
+ffffffff81841060 T alc_miiext_writereg
+ffffffff818411a0 T alc_mediastatus
+ffffffff81841210 T alc_mediachange
+ffffffff81841260 T alc_get_macaddr
+ffffffff81841280 T alc_get_macaddr_816x
+ffffffff81841510 T alc_get_macaddr_813x
+ffffffff818419d0 T alc_get_macaddr_par
+ffffffff81841a80 T alc_disable_l0s_l1
+ffffffff81841b00 T alc_phy_reset
+ffffffff81841b20 T alc_phy_reset_816x
+ffffffff81842390 T alc_phy_reset_813x
+ffffffff81842780 T alc_phy_down
+ffffffff818428b0 T alc_aspm_816x
+ffffffff81842960 T alc_aspm_813x
+ffffffff81842b50 T alc_init_pcie
+ffffffff81842f00 T alc_config_msi
+ffffffff81842fd0 T alc_intr
+ffffffff818431b0 T alc_reset
+ffffffff81843580 T alc_dma_alloc
+ffffffff81843ce0 T alc_ioctl
+ffffffff81843e30 T alc_start
+ffffffff81843fd0 T alc_watchdog
+ffffffff81844040 T alc_tick
+ffffffff818440a0 T alc_dma_free
+ffffffff81844350 T alc_stop
+ffffffff81844690 T alc_init
+ffffffff818455e0 T alc_encap
+ffffffff81845820 T alc_txeof
+ffffffff81845a20 T alc_iff
+ffffffff81845b90 T alc_stats_clear
+ffffffff81845cc0 T alc_stats_update
+ffffffff81846130 T alc_rxintr
+ffffffff81846350 T alc_newbuf
+ffffffff818464c0 T alc_rxeof
+ffffffff81846750 T alc_osc_reset
+ffffffff818468f0 T alc_init_rx_ring
+ffffffff818469f0 T alc_init_rr_ring
+ffffffff81846a70 T alc_init_tx_ring
+ffffffff81846b20 T alc_init_cmb
+ffffffff81846b60 T alc_init_smb
+ffffffff81846bb0 T alc_rxvlan
+ffffffff81846c20 T alc_stop_queue
+ffffffff81847000 T ale_match
+ffffffff81847020 T ale_attach
+ffffffff81847580 T ale_activate
+ffffffff81847600 T ale_miibus_readreg
+ffffffff81847720 T ale_miibus_writereg
+ffffffff81847820 T ale_miibus_statchg
+ffffffff81847a60 T ale_stop_mac
+ffffffff81847b50 T ale_mac_config
+ffffffff81847c00 T ale_mediastatus
+ffffffff81847c70 T ale_mediachange
+ffffffff81847cc0 T ale_get_macaddr
+ffffffff81847eb0 T ale_phy_reset
+ffffffff818484f0 T ale_intr
+ffffffff81848640 T ale_reset
+ffffffff818487a0 T ale_dma_alloc
+ffffffff81848f10 T ale_ioctl
+ffffffff81849060 T ale_start
+ffffffff818491c0 T ale_watchdog
+ffffffff81849230 T ale_tick
+ffffffff81849290 T ale_dma_free
+ffffffff81849530 T ale_detach
+ffffffff818495f0 T ale_stop
+ffffffff818498c0 T ale_init
+ffffffff8184a2e0 T ale_encap
+ffffffff8184a540 T ale_txeof
+ffffffff8184a700 T ale_iff
+ffffffff8184a870 T ale_stats_clear
+ffffffff8184a940 T ale_stats_update
+ffffffff8184acb0 T ale_rxeof
+ffffffff8184af70 T ale_rx_update_page
+ffffffff8184b0b0 T ale_rxcsum
+ffffffff8184b170 T ale_init_rx_pages
+ffffffff8184b2a0 T ale_init_tx_ring
+ffffffff8184b390 T ale_rxvlan
+ffffffff8184c000 T amdpm_match
+ffffffff8184c020 T amdpm_attach
+ffffffff8184c380 T amdpm_activate
+ffffffff8184c3e0 T amdpm_rnd_callout
+ffffffff8184c440 T amdpm_i2c_acquire_bus
+ffffffff8184c4a0 T amdpm_i2c_release_bus
+ffffffff8184c4f0 T amdpm_i2c_exec
+ffffffff8184c870 T amdpm_get_timecount
+ffffffff8184c8a0 T amdpm_intr
+ffffffff8184d000 T bce_probe
+ffffffff8184d020 T bce_attach
+ffffffff8184dad0 T bce_activate
+ffffffff8184db40 T bce_intr
+ffffffff8184de20 T bce_reset
+ffffffff8184e460 T bce_ioctl
+ffffffff8184e5c0 T bce_start
+ffffffff8184e810 T bce_watchdog
+ffffffff8184e850 T bce_mii_read
+ffffffff8184e970 T bce_mii_write
+ffffffff8184eaa0 T bce_statchg
+ffffffff8184ee30 T bce_mediachange
+ffffffff8184ee80 T bce_mediastatus
+ffffffff8184eee0 T bce_tick
+ffffffff8184ef30 T bce_stop
+ffffffff8184f050 T bce_init
+ffffffff8184f470 T bce_iff
+ffffffff8184f570 T bce_rxintr
+ffffffff8184f710 T bce_txintr
+ffffffff8184f7f0 T bce_add_rxbuf
+ffffffff8184f8b0 T bce_add_mac
+ffffffff81850000 T ath_pci_match
+ffffffff81850060 T ath_pci_attach
+ffffffff81850260 T ath_pci_detach
+ffffffff81851000 T athn_pci_match
+ffffffff81851020 T athn_pci_attach
+ffffffff818512a0 T athn_pci_detach
+ffffffff81851320 T athn_pci_activate
+ffffffff818513d0 T athn_pci_read
+ffffffff818513f0 T athn_pci_write
+ffffffff81851420 T athn_pci_write_barrier
+ffffffff81851450 T athn_pci_disable_aspm
+ffffffff818514b0 T athn_pci_wakeup
+ffffffff81852000 T atw_pci_match
+ffffffff81852020 T atw_pci_attach
+ffffffff818522a0 T atw_pci_detach
+ffffffff81852320 t atw_pci_enable
+ffffffff818523b0 t atw_pci_disable
+ffffffff81853000 T rtw_pci_match
+ffffffff81853020 T rtw_pci_attach
+ffffffff81853240 T rtw_pci_detach
+ffffffff818532c0 T rtw_pci_enable
+ffffffff81853350 T rtw_pci_disable
+ffffffff81854000 T rtwn_pci_match
+ffffffff81854020 T rtwn_pci_attach
+ffffffff81854590 T rtwn_pci_detach
+ffffffff818546a0 T rtwn_pci_activate
+ffffffff818546b0 T rtwn_calib_to
+ffffffff81854710 T rtwn_scan_to
+ffffffff81854720 T rtwn_intr
+ffffffff81854a10 T rtwn_alloc_rx_list
+ffffffff81854d50 T rtwn_alloc_tx_list
+ffffffff81854fd0 T rtwn_free_rx_list
+ffffffff81855110 T rtwn_pci_write_1
+ffffffff81855140 T rtwn_pci_write_2
+ffffffff81855170 T rtwn_pci_write_4
+ffffffff818551a0 T rtwn_pci_read_1
+ffffffff818551c0 T rtwn_pci_read_2
+ffffffff818551e0 T rtwn_pci_read_4
+ffffffff81855200 T rtwn_tx
+ffffffff818557f0 T rtwn_power_on
+ffffffff81855820 T rtwn_dma_init
+ffffffff81855bc0 T rtwn_pci_load_firmware
+ffffffff81855c70 T rtwn_fw_loadpage
+ffffffff81855db0 T rtwn_mac_init
+ffffffff81855f10 T rtwn_bb_init
+ffffffff818563b0 T rtwn_alloc_buffers
+ffffffff818563e0 T rtwn_pci_init
+ffffffff818564b0 T rtwn_pci_stop
+ffffffff81856600 T rtwn_is_oactive
+ffffffff81856630 T rtwn_next_calib
+ffffffff81856650 T rtwn_cancel_calib
+ffffffff81856690 T rtwn_pci_next_scan
+ffffffff818566b0 T rtwn_cancel_scan
+ffffffff818566f0 T rtwn_wait_async
+ffffffff81856720 T rtwn_free_tx_list
+ffffffff81856880 T rtwn_setup_rx_desc
+ffffffff818568f0 T rtwn_reset_rx_list
+ffffffff81856990 T rtwn_reset_tx_list
+ffffffff81856ae0 T rtwn_rx_frame
+ffffffff81857010 T rtwn_tx_done
+ffffffff818571a0 T rtwn_poll_c2h_events
+ffffffff81857330 T rtwn_pci_92c_stop
+ffffffff81857520 T rtwn_pci_88e_stop
+ffffffff81857910 T rtwn_pci_23a_stop
+ffffffff81857cd0 T rtwn_88e_intr
+ffffffff81858020 T rtwn_llt_write
+ffffffff818580f0 T rtwn_llt_init
+ffffffff818583b0 T rtwn_92c_power_on
+ffffffff81858870 T rtwn_88e_power_on
+ffffffff81858c90 T rtwn_23a_power_on
+ffffffff81859140 T rtwn_tx_report
+ffffffff8185a000 T ral_pci_match
+ffffffff8185a020 T ral_pci_attach
+ffffffff8185a200 T ral_pci_detach
+ffffffff8185a290 T ral_pci_activate
+ffffffff8185a310 T ral_pci_wakeup
+ffffffff8185b000 T acx_pci_match
+ffffffff8185b020 T acx_pci_attach
+ffffffff8185b240 T acx_pci_detach
+ffffffff8185c000 T pgt_pci_match
+ffffffff8185c020 T pgt_pci_attach
+ffffffff8185c1f0 T pgt_pci_detach
+ffffffff8185d000 T malo_pci_match
+ffffffff8185d020 T malo_pci_attach
+ffffffff8185d1c0 T malo_pci_detach
+ffffffff8185d210 T malo_pci_activate
+ffffffff8185d270 T malo_pci_wakeup
+ffffffff8185e000 T bwi_pci_match
+ffffffff8185e070 T bwi_pci_attach
+ffffffff8185e280 T bwi_pci_detach
+ffffffff8185e2d0 T bwi_pci_activate
+ffffffff8185e330 T bwi_reset_bcm4331
+ffffffff8185e450 T bwi_pci_conf_write
+ffffffff8185e480 T bwi_pci_conf_read
+ffffffff8185e4a0 T bwi_pci_wakeup
+ffffffff8185f000 T piixpm_match
+ffffffff8185f020 T piixpm_attach
+ffffffff8185f4b0 T piixpm_intr
+ffffffff8185f5c0 T piixpm_i2c_acquire_bus
+ffffffff8185f6c0 T piixpm_i2c_release_bus
+ffffffff8185f790 T piixpm_i2c_exec
+ffffffff81860000 T vic_match
+ffffffff818600a0 T vic_attach
+ffffffff81860430 T vic_intr
+ffffffff818604a0 T vic_query
+ffffffff81860700 T vic_alloc_data
+ffffffff81860a00 T vic_tick
+ffffffff81860a70 T vic_ioctl
+ffffffff81860cb0 T vic_start
+ffffffff81860ff0 T vic_watchdog
+ffffffff81861020 T vic_media_change
+ffffffff81861050 T vic_media_status
+ffffffff81861100 T vic_read
+ffffffff81861120 T vic_read_cmd
+ffffffff81861170 T vic_getlladdr
+ffffffff81861220 T vic_alloc_dmamem
+ffffffff81861390 T vic_rx_fill
+ffffffff81861570 T vic_alloc_mbuf
+ffffffff81861630 T vic_init_data
+ffffffff818619e0 T vic_uninit_data
+ffffffff81861ba0 T vic_link_state
+ffffffff81861c20 T vic_write
+ffffffff81861c70 T vic_rx_proc
+ffffffff81861ed0 T vic_tx_proc
+ffffffff81862040 T vic_iff
+ffffffff81862180 T vic_setlladdr
+ffffffff818621e0 T vic_load_txb
+ffffffff81862290 T vic_init
+ffffffff81862430 T vic_stop
+ffffffff81862560 T vic_rxrinfo
+ffffffff81862640 T vic_free_dmamem
+ffffffff81863000 T vmxnet3_match
+ffffffff81863020 T vmxnet3_attach
+ffffffff81863560 T vmxnet3_dma_init
+ffffffff81863700 T vmxnet3_intr
+ffffffff818637a0 T vmxnet3_intr_intx
+ffffffff81863870 T vmxnet3_ioctl
+ffffffff81863a00 T vmxnet3_start
+ffffffff81863d20 T vmxnet3_watchdog
+ffffffff81863d70 T vmxnet3_media_change
+ffffffff81863da0 T vmxnet3_media_status
+ffffffff81863ea0 T vmxnet3_link_state
+ffffffff81863f60 T vmxnet3_dma_allocmem
+ffffffff818640b0 T vmxnet3_alloc_txring
+ffffffff81864210 T vmxnet3_alloc_rxring
+ffffffff818644a0 T vmxnet3_rxfill_tick
+ffffffff81864510 T vmxnet3_txinit
+ffffffff81864570 T vmxnet3_rxfill
+ffffffff818647e0 T vmxnet3_rxinit
+ffffffff818648a0 T vmxnet3_txstop
+ffffffff81864930 T vmxnet3_rxstop
+ffffffff81864a20 T vmxnet3_enable_all_intrs
+ffffffff81864a50 T vmxnet3_disable_all_intrs
+ffffffff81864a80 T vmxnet3_evintr
+ffffffff81864c40 T vmxnet3_rxintr
+ffffffff81864fd0 T vmxnet3_txintr
+ffffffff81865170 T vmxnet3_init
+ffffffff81865410 T vmxnet3_rx_csum
+ffffffff81865470 T vmxnet3_iff
+ffffffff818655b0 T vmxnet3_stop
+ffffffff818656a0 T vmxnet3_reset
+ffffffff81866000 T vmwpvs_match
+ffffffff81866030 T vmwpvs_attach
+ffffffff81866dd0 T vmwpvs_scsi_cmd
+ffffffff81867220 T vmwpvs_intx
+ffffffff818672a0 T vmwpvs_msg_task
+ffffffff81867520 T vmwpvs_intr
+ffffffff81867700 T vmwpvs_get_config
+ffffffff81867900 T vmwpvs_dmamem_zalloc
+ffffffff81867960 T vmwpvs_dmamem_alloc
+ffffffff81867ae0 T vmwpvs_ccb_put
+ffffffff81867b40 T vmwpvs_setup_rings
+ffffffff81867c70 T vmwpvs_setup_msg_ring
+ffffffff81867d60 T vmwpvs_ccb_get
+ffffffff81867de0 T vmwpvs_dmamem_free
+ffffffff81867e60 T vmwpvs_cmd
+ffffffff81867f00 T vmwpvs_scsi_cmd_done
+ffffffff818680d0 T vmwpvs_scsi_cmd_poll
+ffffffff81869000 T lii_match
+ffffffff81869020 T lii_attach
+ffffffff81869430 T lii_activate
+ffffffff81869520 T lii_reset
+ffffffff81869800 T lii_spi_configure
+ffffffff818698f0 T lii_eeprom_present
+ffffffff81869980 T lii_eeprom_read
+ffffffff818699b0 T lii_spi_read
+ffffffff81869c70 T lii_read_macaddr
+ffffffff81869df0 T lii_intr
+ffffffff81869f00 T lii_alloc_rings
+ffffffff8186a110 T lii_tick
+ffffffff8186a160 T lii_mii_readreg
+ffffffff8186a400 T lii_mii_writereg
+ffffffff8186a6a0 T lii_mii_statchg
+ffffffff8186a720 T lii_media_change
+ffffffff8186a770 T lii_media_status
+ffffffff8186a7d0 T lii_ioctl
+ffffffff8186a960 T lii_start
+ffffffff8186ab10 T lii_watchdog
+ffffffff8186ab50 T lii_stop
+ffffffff8186abc0 T lii_init
+ffffffff8186b0d0 T lii_iff
+ffffffff8186b220 T lii_tx_put
+ffffffff8186b330 T lii_free_tx_space
+ffffffff8186b380 T lii_rxintr
+ffffffff8186b530 T lii_txintr
+ffffffff8186c000 T ichiic_match
+ffffffff8186c020 T ichiic_attach
+ffffffff8186c200 T ichiic_intr
+ffffffff8186c310 T ichiic_i2c_acquire_bus
+ffffffff8186c370 T ichiic_i2c_release_bus
+ffffffff8186c3c0 T ichiic_i2c_exec
+ffffffff8186d000 T viapm_match
+ffffffff8186d020 T viapm_attach
+ffffffff8186d640 T viapm_intr
+ffffffff8186d750 T viapm_i2c_acquire_bus
+ffffffff8186d7b0 T viapm_i2c_release_bus
+ffffffff8186d800 T viapm_i2c_exec
+ffffffff8186db30 T viapm_refresh_sensor_data
+ffffffff8186de50 T viapm_refresh
+ffffffff8186de70 T val_to_uK
+ffffffff8186df10 T val_to_rpm
+ffffffff8186df50 T val_to_uV
+ffffffff8186dff0 T viapm_get_timecount
+ffffffff8186f000 T amdiic_match
+ffffffff8186f020 T amdiic_attach
+ffffffff8186f1f0 T amdiic_intr
+ffffffff8186f2c0 T amdiic_i2c_acquire_bus
+ffffffff8186f320 T amdiic_i2c_release_bus
+ffffffff8186f370 T amdiic_i2c_exec
+ffffffff8186f5e0 T amdiic_read
+ffffffff8186f730 T amdiic_wait
+ffffffff8186f7d0 T amdiic_write
+ffffffff81870000 T nviic_match
+ffffffff81870020 T nviic_attach
+ffffffff81870270 T nviic_i2c_acquire_bus
+ffffffff818702b0 T nviic_i2c_release_bus
+ffffffff818702f0 T nviic_i2c_exec
+ffffffff81870510 T nviic_write
+ffffffff81870560 T nviic_read
+ffffffff81871000 T sdhc_pci_match
+ffffffff81871060 T sdhc_pci_attach
+ffffffff818713a0 T sdhc_pci_activate
+ffffffff818713f0 T sdhc_takecontroller
+ffffffff81871490 T sdhc_ricohfix
+ffffffff818715f0 T sdhc_pci_conf_write
+ffffffff81872000 T kate_match
+ffffffff81872190 T kate_attach
+ffffffff81872440 T kate_refresh
+ffffffff81873000 T km_match
+ffffffff81873050 T km_attach
+ffffffff818730e0 T km_refresh
+ffffffff81874000 T ksmn_match
+ffffffff81874050 T ksmn_attach
+ffffffff81874140 T ksmn_refresh
+ffffffff81875000 T itherm_probe
+ffffffff81875020 T itherm_attach
+ffffffff81875380 T itherm_activate
+ffffffff81875400 T itherm_enable
+ffffffff81875460 T itherm_refresh
+ffffffff81875470 T itherm_refresh_sensor_data
+ffffffff818758a0 T itherm_bias_temperature_sensor
+ffffffff81876000 T pchtemp_match
+ffffffff81876020 T pchtemp_attach
+ffffffff81876180 T pchtemp_refresh
+ffffffff81877000 T rtsx_pci_match
+ffffffff81877090 T rtsx_pci_attach
+ffffffff81878000 T xspd_match
+ffffffff81878020 T xspd_attach
+ffffffff818781e0 T xspd_intr
+ffffffff81879000 T virtio_pci_match
+ffffffff81879070 T virtio_pci_attach
+ffffffff81879400 T virtio_pci_detach
+ffffffff818794d0 T virtio_pci_kick
+ffffffff81879520 T virtio_pci_read_device_config_1
+ffffffff81879540 T virtio_pci_read_device_config_2
+ffffffff81879570 T virtio_pci_read_device_config_4
+ffffffff818795a0 T virtio_pci_read_device_config_8
+ffffffff81879620 T virtio_pci_write_device_config_1
+ffffffff81879650 T virtio_pci_write_device_config_2
+ffffffff81879680 T virtio_pci_write_device_config_4
+ffffffff818796b0 T virtio_pci_write_device_config_8
+ffffffff81879720 T virtio_pci_read_queue_size
+ffffffff818797a0 T virtio_pci_setup_queue
+ffffffff81879a90 T virtio_pci_set_status
+ffffffff81879b40 T virtio_pci_negotiate_features
+ffffffff81879c70 T virtio_pci_poll_intr
+ffffffff81879cd0 T virtio_pci_find_cap
+ffffffff81879eb0 T virtio_pci_attach_10
+ffffffff8187a320 T virtio_pci_attach_09
+ffffffff8187a440 T virtio_pci_adjust_config_region
+ffffffff8187a4e0 T virtio_pci_setup_msix
+ffffffff8187a880 T virtio_pci_legacy_intr
+ffffffff8187a930 T virtio_pci_legacy_intr_mpsafe
+ffffffff8187a9c0 T virtio_pci_free_irqs
+ffffffff8187ac20 T virtio_pci_negotiate_features_10
+ffffffff8187ae90 T virtio_pci_msix_establish
+ffffffff8187af60 T virtio_pci_set_msix_queue_vector
+ffffffff8187aff0 T virtio_pci_set_msix_config_vector
+ffffffff8187b030 T virtio_pci_config_intr
+ffffffff8187b070 T virtio_pci_shared_queue_intr
+ffffffff8187b080 T virtio_pci_queue_intr
+ffffffff8187c000 T dwiic_pci_match
+ffffffff8187c020 T dwiic_pci_attach
+ffffffff8187c320 T dwiic_pci_activate
+ffffffff8187c390 T dwiic_pci_bus_scan
+ffffffff8187d000 T bwfm_pci_buscore_read
+ffffffff8187d060 T bwfm_pci_buscore_write
+ffffffff8187d0d0 T bwfm_pci_buscore_prepare
+ffffffff8187d100 T bwfm_pci_buscore_reset
+ffffffff8187d2b0 T bwfm_pci_buscore_activate
+ffffffff8187d2e0 T bwfm_pci_preinit
+ffffffff8187e350 T bwfm_pci_stop
+ffffffff8187e3e0 T bwfm_pci_txcheck
+ffffffff8187e4b0 T bwfm_pci_txdata
+ffffffff8187e800 T bwfm_pci_msgbuf_query_dcmd
+ffffffff8187ec40 T bwfm_pci_msgbuf_set_dcmd
+ffffffff8187ec80 T bwfm_pci_match
+ffffffff8187eca0 T bwfm_pci_attach
+ffffffff8187ef10 T bwfm_pci_detach
+ffffffff8187f240 T bwfm_pci_intr
+ffffffff8187f3a0 T bwfm_pci_select_core
+ffffffff8187f470 T bwfm_pci_load_microcode
+ffffffff8187f750 T bwfm_pci_dmamem_alloc
+ffffffff8187f8f0 T bwfm_pci_setup_ring
+ffffffff8187faf0 T bwfm_pci_intr_enable
+ffffffff8187fb20 T bwfm_pci_fill_rx_rings
+ffffffff8187fb60 T bwfm_pci_dmamem_free
+ffffffff8187fbd0 T bwfm_pci_pktid_avail
+ffffffff8187fc40 T bwfm_pci_pktid_new
+ffffffff8187fdb0 T bwfm_pci_pktid_free
+ffffffff8187fe50 T bwfm_pci_fill_rx_buf_ring
+ffffffff818801a0 T bwfm_pci_fill_rx_ioctl_ring
+ffffffff81880510 T bwfm_pci_ring_write_reserve
+ffffffff81880600 T bwfm_pci_ring_write_cancel
+ffffffff81880640 T bwfm_pci_ring_write_commit
+ffffffff81880710 T bwfm_pci_ring_write_rptr
+ffffffff81880790 T bwfm_pci_ring_write_wptr
+ffffffff81880810 T bwfm_pci_setup_flowring
+ffffffff81880970 T bwfm_pci_ring_bell
+ffffffff818809a0 T bwfm_pci_ring_update_rptr
+ffffffff81880a50 T bwfm_pci_ring_update_wptr
+ffffffff81880af0 T bwfm_pci_ring_write_reserve_multi
+ffffffff81880c10 T bwfm_pci_ring_read_avail
+ffffffff81880d10 T bwfm_pci_ring_read_commit
+ffffffff81880da0 T bwfm_pci_ring_rx
+ffffffff81880fa0 T bwfm_pci_msg_rx
+ffffffff81881570 T bwfm_pci_msgbuf_rxioctl
+ffffffff81881660 T bwfm_pci_flowring_lookup
+ffffffff818817c0 T bwfm_pci_flowring_create
+ffffffff818818e0 T bwfm_pci_flowring_create_cb
+ffffffff81881c10 T bwfm_pci_flowring_delete
+ffffffff81881e60 T bwfm_pci_intr_disable
+ffffffff81882000 T ccp_pci_match
+ffffffff81882020 T ccp_pci_attach
+ffffffff81883000 T bnxt_match
+ffffffff81883020 T bnxt_attach
+ffffffff81883d10 T bnxt_dmamem_alloc
+ffffffff81883ea0 T bnxt_dmamem_free
+ffffffff81883f10 T bnxt_hwrm_ver_get
+ffffffff81884060 T bnxt_hwrm_nvm_get_dev_info
+ffffffff818841a0 T bnxt_hwrm_func_drv_rgtr
+ffffffff818842c0 T bnxt_hwrm_func_rgtr_async_events
+ffffffff818843e0 T bnxt_hwrm_func_qcaps
+ffffffff818844c0 T bnxt_intr
+ffffffff81884950 T bnxt_hwrm_func_qcfg
+ffffffff81884a00 T bnxt_hwrm_queue_qportcfg
+ffffffff81884be0 T bnxt_hwrm_func_reset
+ffffffff81884c90 T bnxt_mark_cpr_invalid
+ffffffff81884cf0 T bnxt_hwrm_ring_alloc
+ffffffff81884ea0 T bnxt_cfg_async_cr
+ffffffff81884fa0 T bnxt_write_cp_doorbell
+ffffffff81884fe0 T bnxt_hwrm_cmd_hdr_init
+ffffffff81885030 T hwrm_send_message
+ffffffff818850b0 T bnxt_ioctl
+ffffffff81885310 T bnxt_start
+ffffffff81885710 T bnxt_watchdog
+ffffffff81885740 T bnxt_media_change
+ffffffff818858a0 T bnxt_media_status
+ffffffff818858b0 T bnxt_refill
+ffffffff81885910 T bnxt_media_autonegotiate
+ffffffff81885a00 T bnxt_hwrm_port_phy_qcfg
+ffffffff81885f30 T bnxt_free_slots
+ffffffff81885fc0 T bnxt_up
+ffffffff818871c0 T bnxt_hwrm_stat_ctx_alloc
+ffffffff818872c0 T bnxt_write_tx_doorbell
+ffffffff81887330 T bnxt_write_rx_doorbell
+ffffffff818873a0 T bnxt_hwrm_ring_grp_alloc
+ffffffff818874b0 T bnxt_hwrm_vnic_ctx_alloc
+ffffffff81887590 T bnxt_hwrm_vnic_alloc
+ffffffff81887680 T bnxt_hwrm_vnic_cfg
+ffffffff818877c0 T bnxt_hwrm_vnic_cfg_placement
+ffffffff81887890 T bnxt_hwrm_set_filter
+ffffffff81887a10 T bnxt_iff
+ffffffff81887b80 T bnxt_rx_fill
+ffffffff81887c80 T bnxt_hwrm_free_filter
+ffffffff81887d70 T bnxt_hwrm_vnic_free
+ffffffff81887e50 T bnxt_hwrm_vnic_ctx_free
+ffffffff81887f30 T bnxt_hwrm_ring_grp_free
+ffffffff81888010 T bnxt_hwrm_ring_free
+ffffffff81888100 T bnxt_hwrm_stat_ctx_free
+ffffffff818881f0 T bnxt_down
+ffffffff81888a30 T bnxt_hwrm_cfa_l2_set_rx_mask
+ffffffff81888b00 T bnxt_rxrinfo
+ffffffff81888be0 T bnxt_get_sffpage
+ffffffff81888ef0 T bnxt_load_mbuf
+ffffffff81888fa0 T bnxt_handle_async_event
+ffffffff81888fe0 T bnxt_cpr_next_cmpl
+ffffffff81889060 T bnxt_cpr_commit
+ffffffff81889090 T bnxt_cpr_rollback
+ffffffff818890c0 T bnxt_rx
+ffffffff818892d0 T bnxt_txeof
+ffffffff818893f0 T bnxt_write_cp_doorbell_index
+ffffffff81889460 T bnxt_get_media_type
+ffffffff818899b0 T bnxt_add_media_type
+ffffffff81889b80 T _hwrm_send_message
+ffffffff8188c9c0 T bnxt_rx_fill_slots
+ffffffff8188cb70 T bnxt_hwrm_err_map
+ffffffff8188cbb0 T _bnxt_hwrm_set_async_event_bit
+ffffffff8188d000 t mcx_match
+ffffffff8188d020 t mcx_attach
+ffffffff8188fda0 T mcx_rx_fill_slots
+ffffffff8188ff30 T mcx_rx_fill
+ffffffff8188ffb0 T mcx_load_mbuf
+ffffffff81890060 t mcx_dmamem_alloc
+ffffffff818901c0 t mcx_pages
+ffffffff81890aa0 t mcx_iff
+ffffffff81890ec0 t mcx_intr
+ffffffff81891430 t mcx_ioctl
+ffffffff81893fe0 t mcx_start
+ffffffff81894430 t mcx_watchdog
+ffffffff81894460 t mcx_media_change
+ffffffff818946c0 t mcx_media_status
+ffffffff818947f0 t mcx_refill
+ffffffff818948a0 t mcx_calibrate
+ffffffff81894a40 t mcx_port_change
+ffffffff81894bb0 t mcx_set_flow_table_entry
+ffffffff81895080 t mcx_delete_flow_table_entry
+ffffffff81895500 t mcx_arm_cq
+ffffffff818955a0 t mcx_access_hca_reg
+ffffffff81895ba0 t mcx_down
+ffffffff81896f60 t mcx_create_flow_group
+ffffffff81898000 t iavf_match
+ffffffff81898020 t iavf_attach
+ffffffff81898920 t iavf_reset
+ffffffff81898c10 t iavf_dmamem_alloc
+ffffffff81898d70 t iavf_arq_fill
+ffffffff81899020 t iavf_arq_timeout
+ffffffff81899040 t iavf_init_admin_queue
+ffffffff818991f0 t iavf_get_version
+ffffffff81899420 t iavf_get_vf_resources
+ffffffff81899600 t iavf_config_irq_map
+ffffffff81899800 t iavf_intr
+ffffffff81899e70 t iavf_ioctl
+ffffffff8189aa70 t iavf_start
+ffffffff8189adb0 t iavf_watchdog
+ffffffff8189ade0 t iavf_media_change
+ffffffff8189ae10 t iavf_media_status
+ffffffff8189aea0 t iavf_arq_unfill
+ffffffff8189af90 t iavf_down
+ffffffff8189b4c0 t iavf_up
+ffffffff8189c130 t iavf_queue_select
+ffffffff8189c340 t iavf_rxfill
+ffffffff8189c570 t iavf_rxrefill
+ffffffff8189c590 t iavf_process_arq
+ffffffff8189d000 T rge_match
+ffffffff8189d020 T rge_attach
+ffffffff8189d4a0 T rge_intr
+ffffffff8189d770 T rge_config_imtype
+ffffffff8189d7f0 T rge_exit_oob
+ffffffff8189dc20 T rge_hw_init
+ffffffff8189e0b0 T rge_get_macaddr
+ffffffff8189e130 T rge_set_phy_power
+ffffffff8189e310 T rge_phy_config
+ffffffff818a30b0 T rge_allocmem
+ffffffff818a34c0 T rge_ioctl
+ffffffff818a3660 T rge_start
+ffffffff818a3820 T rge_watchdog
+ffffffff818a3860 T rge_tick
+ffffffff818a38e0 T rge_txstart
+ffffffff818a3910 T rge_ifmedia_upd
+ffffffff818a3e20 T rge_ifmedia_sts
+ffffffff818a3f10 T rge_add_media_types
+ffffffff818a3fc0 T rge_rxeof
+ffffffff818a4300 T rge_txeof
+ffffffff818a44e0 T rge_init
+ffffffff818a57f0 T rge_setup_intr
+ffffffff818a5940 T rge_encap
+ffffffff818a5be0 T rge_stop
+ffffffff818a5dc0 T rge_iff
+ffffffff818a5f40 T rge_set_macaddr
+ffffffff818a6020 T rge_rx_list_init
+ffffffff818a60d0 T rge_tx_list_init
+ffffffff818a6180 T rge_read_csi
+ffffffff818a6250 T rge_write_csi
+ffffffff818a6320 T rge_write_mac_ocp
+ffffffff818a6360 T rge_read_mac_ocp
+ffffffff818a63d0 T rge_reset
+ffffffff818a6530 T rge_write_phy_ocp
+ffffffff818a65f0 T rge_read_phy_ocp
+ffffffff818a66a0 T rge_write_phy
+ffffffff818a6780 T rge_get_link_status
+ffffffff818a67d0 T rge_newbuf
+ffffffff818a6960 T rge_discard_rxbuf
+ffffffff818a69d0 T rge_write_ephy
+ffffffff818a6a80 T rge_patch_phy_mcu
+ffffffff818a6cf0 T rge_disable_phy_ocp_pwrsave
+ffffffff818a6ec0 T rge_disable_sim_im
+ffffffff818a6f20 T rge_setup_sim_im
+ffffffff818a6fa0 T rge_link_state
+ffffffff818a8000 T com_pci_match
+ffffffff818a8020 T com_pci_attach
+ffffffff818a82e0 T com_pci_detach
+ffffffff818a8370 T com_pci_activate
+ffffffff818a8460 T com_pci_intr_designware
+ffffffff818a9000 T agpdev_print
+ffffffff818a9050 T agpbus_probe
+ffffffff818a90b0 T agpvga_match
+ffffffff818a9110 T agp_attach_bus
+ffffffff818a9190 T agp_probe
+ffffffff818a91c0 T agp_attach
+ffffffff818a92d0 T agp_alloc_gatt
+ffffffff818a9490 T agp_alloc_dmamem
+ffffffff818a95c0 T agp_free_dmamem
+ffffffff818a9620 T agp_free_gatt
+ffffffff818a96a0 T agp_generic_enable
+ffffffff818a9820 T agp_find_device
+ffffffff818a9860 T agp_state
+ffffffff818a9890 T agp_get_info
+ffffffff818a9930 T agp_acquire
+ffffffff818a9980 T agp_release
+ffffffff818a99d0 T agp_enable
+ffffffff818a9a00 T agp_mmap
+ffffffff818aa000 T agp_i810_probe
+ffffffff818aa050 T agp_i810_attach
+ffffffff818aa670 T agp_i810_activate
+ffffffff818aa6b0 T agp_i810_bind_page
+ffffffff818aa770 T agp_i810_unbind_page
+ffffffff818aa830 T agp_i810_flush_tlb
+ffffffff818aa860 T agp_i810_enable
+ffffffff818aa890 T agp_i810_get_chiptype
+ffffffff818aab00 T intagp_gmch_match
+ffffffff818aab60 T agp_i810_configure
+ffffffff818aacb0 T intagp_write_gtt
+ffffffff818ab000 T drm_agp_info
+ffffffff818ab0a0 T drm_agp_acquire
+ffffffff818ab100 T drm_agp_release
+ffffffff818ab160 T drm_agp_enable
+ffffffff818ab1d0 T drm_agp_takedown
+ffffffff818ab240 T drm_agp_init
+ffffffff818ac000 T __drm_crtc_commit_free
+ffffffff818ac020 T drm_atomic_state_default_release
+ffffffff818ac080 T drm_atomic_state_init
+ffffffff818ac190 T drm_atomic_state_alloc
+ffffffff818ac230 T drm_atomic_state_default_clear
+ffffffff818ac530 T drm_atomic_state_clear
+ffffffff818ac560 T __drm_atomic_state_free
+ffffffff818ac620 T drm_atomic_get_crtc_state
+ffffffff818ac750 T drm_atomic_set_mode_for_crtc
+ffffffff818ac890 T drm_atomic_set_mode_prop_for_crtc
+ffffffff818aca10 T drm_atomic_crtc_set_property
+ffffffff818accb0 T drm_atomic_get_plane_state
+ffffffff818acea0 T drm_atomic_private_obj_init
+ffffffff818aced0 T drm_atomic_private_obj_fini
+ffffffff818acef0 T drm_atomic_get_private_obj_state
+ffffffff818ad050 T drm_atomic_get_connector_state
+ffffffff818ad250 T drm_atomic_get_property
+ffffffff818ad820 T drm_atomic_set_crtc_for_plane
+ffffffff818ad960 T drm_atomic_set_fb_for_plane
+ffffffff818ada10 T drm_atomic_set_fence_for_plane
+ffffffff818ada80 T drm_atomic_set_crtc_for_connector
+ffffffff818adbb0 T drm_atomic_set_writeback_fb_for_connector
+ffffffff818adcb0 T drm_atomic_add_affected_connectors
+ffffffff818addc0 T drm_atomic_add_affected_planes
+ffffffff818aded0 T drm_atomic_check_only
+ffffffff818ae5b0 T drm_atomic_commit
+ffffffff818ae640 T drm_atomic_nonblocking_commit
+ffffffff818ae6d0 T drm_state_dump
+ffffffff818ae890 T drm_atomic_connector_commit_dpms
+ffffffff818aea00 T drm_atomic_set_property
+ffffffff818af030 T drm_mode_atomic_ioctl
+ffffffff818afba0 t drm_atomic_plane_print_state
+ffffffff818afde0 t drm_atomic_crtc_print_state
+ffffffff818b1000 T drm_atomic_helper_check_modeset
+ffffffff818b1c20 t handle_conflicting_encoders
+ffffffff818b1f40 T drm_atomic_helper_check_plane_state
+ffffffff818b2240 T drm_atomic_helper_check_planes
+ffffffff818b24b0 T drm_atomic_helper_check
+ffffffff818b2560 T drm_atomic_helper_async_check
+ffffffff818b2750 T drm_atomic_helper_update_legacy_modeset_state
+ffffffff818b29f0 T drm_atomic_helper_commit_modeset_disables
+ffffffff818b2e70 T drm_atomic_helper_commit_modeset_enables
+ffffffff818b30f0 T drm_atomic_helper_wait_for_fences
+ffffffff818b3240 T drm_atomic_helper_wait_for_vblanks
+ffffffff818b35f0 T drm_atomic_helper_wait_for_flip_done
+ffffffff818b37a0 T drm_atomic_helper_commit_tail
+ffffffff818b3920 T drm_atomic_helper_commit_planes
+ffffffff818b3bc0 T drm_atomic_helper_fake_vblank
+ffffffff818b3ca0 T drm_atomic_helper_commit_hw_done
+ffffffff818b3e50 T drm_atomic_helper_cleanup_planes
+ffffffff818b3f00 T drm_atomic_helper_commit_tail_rpm
+ffffffff818b4080 T drm_atomic_helper_async_commit
+ffffffff818b4310 T drm_atomic_helper_commit
+ffffffff818b46a0 T drm_atomic_helper_prepare_planes
+ffffffff818b47c0 T drm_atomic_helper_setup_commit
+ffffffff818b4f70 t commit_work
+ffffffff818b4f80 T drm_atomic_helper_swap_state
+ffffffff818b55a0 t commit_tail
+ffffffff818b5640 t release_crtc_commit
+ffffffff818b5680 T drm_atomic_helper_wait_for_dependencies
+ffffffff818b5c30 T drm_atomic_helper_commit_cleanup_done
+ffffffff818b5e10 T drm_atomic_helper_commit_planes_on_crtc
+ffffffff818b6050 T drm_atomic_helper_disable_planes_on_crtc
+ffffffff818b61a0 T drm_atomic_helper_update_plane
+ffffffff818b62e0 T drm_atomic_helper_disable_plane
+ffffffff818b63d0 T __drm_atomic_helper_disable_plane
+ffffffff818b6450 T drm_atomic_helper_set_config
+ffffffff818b6500 T __drm_atomic_helper_set_config
+ffffffff818b6870 T drm_atomic_helper_disable_all
+ffffffff818b6880 t __drm_atomic_helper_disable_all
+ffffffff818b6a30 T drm_atomic_helper_shutdown
+ffffffff818b6ae0 T drm_atomic_helper_suspend
+ffffffff818b6be0 T drm_atomic_helper_duplicate_state
+ffffffff818b6d40 T drm_atomic_helper_commit_duplicated_state
+ffffffff818b6e70 T drm_atomic_helper_resume
+ffffffff818b6f50 T drm_atomic_helper_page_flip
+ffffffff818b7010 t page_flip_common
+ffffffff818b7110 T drm_atomic_helper_page_flip_target
+ffffffff818b7220 T drm_atomic_helper_best_encoder
+ffffffff818b72a0 T drm_atomic_helper_crtc_reset
+ffffffff818b7320 T __drm_atomic_helper_crtc_destroy_state
+ffffffff818b73f0 T __drm_atomic_helper_crtc_duplicate_state
+ffffffff818b74a0 T drm_atomic_helper_crtc_duplicate_state
+ffffffff818b75c0 T drm_atomic_helper_crtc_destroy_state
+ffffffff818b75f0 T drm_atomic_helper_plane_reset
+ffffffff818b76a0 T __drm_atomic_helper_plane_destroy_state
+ffffffff818b7750 T __drm_atomic_helper_plane_duplicate_state
+ffffffff818b77c0 T drm_atomic_helper_plane_duplicate_state
+ffffffff818b7890 T drm_atomic_helper_plane_destroy_state
+ffffffff818b78c0 T __drm_atomic_helper_connector_reset
+ffffffff818b7900 T drm_atomic_helper_connector_reset
+ffffffff818b79c0 T __drm_atomic_helper_connector_destroy_state
+ffffffff818b7a30 T __drm_atomic_helper_connector_duplicate_state
+ffffffff818b7aa0 T drm_atomic_helper_connector_duplicate_state
+ffffffff818b7b70 T drm_atomic_helper_connector_destroy_state
+ffffffff818b7bd0 T drm_atomic_helper_legacy_gamma_set
+ffffffff818b7db0 T __drm_atomic_helper_private_obj_duplicate_state
+ffffffff818b7de0 t set_best_encoder
+ffffffff818b8000 T drm_plane_create_alpha_property
+ffffffff818b80a0 T drm_plane_create_rotation_property
+ffffffff818b81e0 T drm_rotation_simplify
+ffffffff818b8250 T drm_plane_create_zpos_property
+ffffffff818b8300 T drm_plane_create_zpos_immutable_property
+ffffffff818b83b0 T drm_atomic_normalize_zpos
+ffffffff818b9000 T drm_bridge_add
+ffffffff818b9050 T drm_bridge_remove
+ffffffff818b90a0 T drm_bridge_attach
+ffffffff818b9150 T drm_bridge_detach
+ffffffff818b9200 T drm_bridge_mode_fixup
+ffffffff818b9280 T drm_bridge_mode_valid
+ffffffff818b9300 T drm_bridge_disable
+ffffffff818b9360 T drm_bridge_post_disable
+ffffffff818b93c0 T drm_bridge_mode_set
+ffffffff818b9430 T drm_bridge_pre_enable
+ffffffff818b9490 T drm_bridge_enable
+ffffffff818ba000 T drm_clflush_pages
+ffffffff818ba090 T drm_clflush_sg
+ffffffff818ba160 T drm_clflush_virt_range
+ffffffff818bb000 T drm_color_lut_extract
+ffffffff818bb050 T drm_crtc_enable_color_mgmt
+ffffffff818bb130 T drm_mode_crtc_set_gamma_size
+ffffffff818bb260 T drm_mode_gamma_set_ioctl
+ffffffff818bb470 T drm_mode_gamma_get_ioctl
+ffffffff818bb5c0 T drm_get_color_encoding_name
+ffffffff818bb630 T drm_get_color_range_name
+ffffffff818bb6a0 T drm_plane_create_color_properties
+ffffffff818bc000 T drm_connector_ida_init
+ffffffff818bc0f0 T drm_connector_ida_destroy
+ffffffff818bc1e0 T drm_connector_free_work_fn
+ffffffff818bc2a0 T drm_connector_init
+ffffffff818bc590 t drm_connector_free
+ffffffff818bc5d0 t kasprintf
+ffffffff818bc6b0 T drm_connector_attach_encoder
+ffffffff818bc750 T drm_connector_has_possible_encoder
+ffffffff818bc830 T drm_connector_cleanup
+ffffffff818bcab0 T drm_connector_unregister
+ffffffff818bcb00 T drm_mode_put_tile_group
+ffffffff818bcb80 T drm_connector_register
+ffffffff818bcc20 T drm_connector_unregister_all
+ffffffff818bcd70 T drm_connector_list_iter_begin
+ffffffff818bcda0 T drm_connector_list_iter_next
+ffffffff818bcea0 T drm_connector_list_iter_end
+ffffffff818bcf60 T drm_connector_register_all
+ffffffff818bd160 T drm_get_connector_status_name
+ffffffff818bd1b0 T drm_get_connector_force_name
+ffffffff818bd1f0 T drm_get_subpixel_order_name
+ffffffff818bd220 T drm_get_dpms_name
+ffffffff818bd260 T drm_display_info_set_bus_formats
+ffffffff818bd330 T drm_get_dvi_i_select_name
+ffffffff818bd390 T drm_get_dvi_i_subconnector_name
+ffffffff818bd3f0 T drm_get_tv_select_name
+ffffffff818bd440 T drm_get_tv_subconnector_name
+ffffffff818bd490 T drm_get_content_protection_name
+ffffffff818bd4f0 T drm_connector_create_standard_properties
+ffffffff818bd640 T drm_mode_create_dvi_i_properties
+ffffffff818bd6d0 T drm_connector_attach_content_type_property
+ffffffff818bd760 T drm_mode_create_content_type_property
+ffffffff818bd7e0 T drm_hdmi_avi_infoframe_content_type
+ffffffff818bd820 T drm_mode_create_tv_properties
+ffffffff818bdb20 T drm_mode_create_scaling_mode_property
+ffffffff818bdb90 T drm_connector_attach_scaling_mode_property
+ffffffff818bdd70 T drm_connector_attach_content_protection_property
+ffffffff818bde00 T drm_mode_create_aspect_ratio_property
+ffffffff818bde80 T drm_mode_create_suggested_offset_properties
+ffffffff818bdf40 T drm_connector_set_path_property
+ffffffff818bdf90 T drm_connector_set_tile_property
+ffffffff818be0b0 T drm_connector_update_edid_property
+ffffffff818be170 T drm_connector_set_link_status_property
+ffffffff818be1c0 T drm_connector_init_panel_orientation_property
+ffffffff818be290 T drm_connector_set_obj_prop
+ffffffff818be360 T drm_connector_property_set_ioctl
+ffffffff818be3c0 T drm_mode_getconnector
+ffffffff818be950 T drm_mode_get_tile_group
+ffffffff818bea30 T drm_mode_create_tile_group
+ffffffff818bf000 T drm_crtc_from_index
+ffffffff818bf060 T drm_crtc_force_disable
+ffffffff818bf170 T drm_mode_set_config_internal
+ffffffff818bf1e0 T drm_crtc_force_disable_all
+ffffffff818bf270 T drm_crtc_register_all
+ffffffff818bf300 T drm_crtc_unregister_all
+ffffffff818bf370 T drm_crtc_create_fence
+ffffffff818bf420 T drm_crtc_init_with_planes
+ffffffff818bf810 t kasprintf
+ffffffff818bf8f0 T drm_crtc_cleanup
+ffffffff818bfa10 T drm_mode_getcrtc
+ffffffff818bfba0 t __drm_mode_set_config_internal
+ffffffff818bfd30 T drm_crtc_check_viewport
+ffffffff818bfde0 T drm_mode_setcrtc
+ffffffff818c03b0 T drm_mode_crtc_set_obj_prop
+ffffffff818c0430 t drm_crtc_fence_get_driver_name
+ffffffff818c04a0 t drm_crtc_fence_get_timeline_name
+ffffffff818c1000 T drm_helper_encoder_in_use
+ffffffff818c1120 T drm_helper_crtc_in_use
+ffffffff818c11f0 T drm_helper_disable_unused_functions
+ffffffff818c1240 t __drm_helper_disable_unused_functions
+ffffffff818c1340 T drm_crtc_helper_set_mode
+ffffffff818c18b0 T drm_crtc_helper_set_config
+ffffffff818c2220 T drm_helper_connector_dpms
+ffffffff818c2500 T drm_helper_resume_force_mode
+ffffffff818c27f0 T drm_helper_crtc_mode_set
+ffffffff818c2940 T drm_helper_crtc_mode_set_base
+ffffffff818c2a70 t drm_encoder_disable
+ffffffff818c3000 T drm_dp_dual_mode_read
+ffffffff818c3090 T drm_dp_dual_mode_write
+ffffffff818c3180 T drm_dp_dual_mode_detect
+ffffffff818c3330 T drm_dp_dual_mode_max_tmds_clock
+ffffffff818c3400 T drm_dp_dual_mode_get_tmds_output
+ffffffff818c34d0 T drm_dp_dual_mode_set_tmds_output
+ffffffff818c3820 T drm_dp_get_dual_mode_type_name
+ffffffff818c3890 T drm_lspcon_get_mode
+ffffffff818c39a0 T drm_lspcon_set_mode
+ffffffff818c4000 T drm_dp_channel_eq_ok
+ffffffff818c4070 T drm_dp_clock_recovery_ok
+ffffffff818c40d0 T drm_dp_get_adjust_request_voltage
+ffffffff818c4110 T drm_dp_get_adjust_request_pre_emphasis
+ffffffff818c4150 T drm_dp_link_train_clock_recovery_delay
+ffffffff818c41d0 T drm_dp_link_train_channel_eq_delay
+ffffffff818c4250 T drm_dp_link_rate_to_bw_code
+ffffffff818c42d0 T drm_dp_bw_code_to_link_rate
+ffffffff818c4350 T drm_dp_dpcd_read
+ffffffff818c4570 T drm_dp_dpcd_write
+ffffffff818c46d0 T drm_dp_dpcd_read_link_status
+ffffffff818c46f0 T drm_dp_link_probe
+ffffffff818c47c0 T drm_dp_link_power_up
+ffffffff818c4850 T drm_dp_link_power_down
+ffffffff818c48d0 T drm_dp_link_configure
+ffffffff818c4990 T drm_dp_downstream_max_clock
+ffffffff818c49f0 T drm_dp_downstream_max_bpc
+ffffffff818c4a40 T drm_dp_downstream_id
+ffffffff818c4a60 T drm_dp_downstream_debug
+ffffffff818c4b00 T drm_dp_aux_init
+ffffffff818c4ba0 t drm_dp_aux_crc_work
+ffffffff818c4c80 T drm_dp_aux_register
+ffffffff818c4d50 T drm_dp_aux_unregister
+ffffffff818c4d80 T drm_dp_psr_setup_time
+ffffffff818c4dc0 T drm_dp_start_crc
+ffffffff818c4e60 T drm_dp_stop_crc
+ffffffff818c4ef0 T drm_dp_read_desc
+ffffffff818c4f90 t drm_dp_aux_get_crc
+ffffffff818c5060 t drm_dp_i2c_xfer
+ffffffff818c5280 t drm_dp_i2c_functionality
+ffffffff818c52b0 t drm_dp_i2c_do_msg
+ffffffff818c6000 T drm_dp_send_power_updown_phy
+ffffffff818c61b0 t drm_dp_put_port
+ffffffff818c62f0 t drm_dp_mst_wait_tx_reply
+ffffffff818c64f0 T drm_dp_update_payload_part1
+ffffffff818c68d0 T drm_dp_update_payload_part2
+ffffffff818c69d0 T drm_dp_mst_topology_mgr_set_mst
+ffffffff818c6cd0 t drm_dp_dpcd_write_payload
+ffffffff818c6de0 T drm_dp_mst_topology_mgr_suspend
+ffffffff818c6e70 T drm_dp_mst_topology_mgr_resume
+ffffffff818c6f50 t drm_dp_check_mstb_guid
+ffffffff818c7170 T drm_dp_mst_hpd_irq
+ffffffff818c7c30 T drm_dp_mst_detect_port
+ffffffff818c7d20 T drm_dp_mst_port_has_audio
+ffffffff818c7db0 T drm_dp_mst_get_edid
+ffffffff818c7e80 T drm_dp_find_vcpi_slots
+ffffffff818c7ec0 T drm_dp_atomic_find_vcpi_slots
+ffffffff818c8000 T drm_atomic_get_mst_topology_state
+ffffffff818c8080 T drm_dp_atomic_release_vcpi_slots
+ffffffff818c8130 T drm_dp_mst_allocate_vcpi
+ffffffff818c8380 T drm_dp_mst_get_vcpi_slots
+ffffffff818c8410 T drm_dp_mst_reset_vcpi_slots
+ffffffff818c84b0 T drm_dp_mst_deallocate_vcpi
+ffffffff818c8620 T drm_dp_check_act_status
+ffffffff818c86c0 T drm_dp_calc_pbn_mode
+ffffffff818c87f0 T drm_dp_mst_topology_mgr_init
+ffffffff818c8a50 t drm_dp_mst_link_probe_work
+ffffffff818c8af0 t drm_dp_tx_work
+ffffffff818c8b40 t drm_dp_destroy_connector_work
+ffffffff818c8dd0 T drm_dp_mst_topology_mgr_destroy
+ffffffff818c8ea0 t drm_dp_mst_get_port_ref_locked
+ffffffff818c8f30 t kref_put
+ffffffff818c8f70 t drm_dp_encode_sideband_req
+ffffffff818c9320 t process_single_down_tx_qlock
+ffffffff818c9470 t process_single_tx_qlock
+ffffffff818c98a0 t drm_dp_msg_data_crc4
+ffffffff818c99a0 t drm_dp_payload_send_msg
+ffffffff818c9db0 t drm_dp_mst_get_validated_mstb_ref_locked
+ffffffff818c9e40 t drm_dp_destroy_mst_branch_device
+ffffffff818c9ff0 t drm_dp_free_mst_branch_device
+ffffffff818ca060 t drm_dp_free_mst_port
+ffffffff818ca100 t drm_dp_get_one_sb_msg
+ffffffff818ca580 t drm_dp_get_mst_branch_device
+ffffffff818ca6a0 t drm_dp_send_up_ack_reply
+ffffffff818ca7c0 t get_mst_branch_device_by_guid_helper
+ffffffff818ca850 t drm_dp_port_setup_pdt
+ffffffff818ca9f0 t drm_dp_mst_i2c_xfer
+ffffffff818cad50 t drm_dp_mst_i2c_functionality
+ffffffff818cad80 t drm_dp_check_and_send_link_address
+ffffffff818caeb0 t drm_dp_send_link_address
+ffffffff818cb440 t drm_dp_send_enum_path_resources
+ffffffff818cb5a0 t drm_dp_mst_duplicate_state
+ffffffff818cb630 t drm_dp_mst_destroy_state
+ffffffff818cc000 T drm_attach_pci
+ffffffff818cc110 T drmprint
+ffffffff818cc160 T drmsubmatch
+ffffffff818cc1b0 T drm_pciprobe
+ffffffff818cc250 T drm_find_description
+ffffffff818cc300 T drm_probe
+ffffffff818cc350 T drm_attach
+ffffffff818cc700 T drm_lastclose
+ffffffff818cc780 T drm_detach
+ffffffff818cc8c0 T drm_quiesce
+ffffffff818cc940 T drm_wakeup
+ffffffff818cc990 T drm_activate
+ffffffff818cca70 T drm_file_cmp
+ffffffff818ccab0 T drm_file_tree_SPLAY_INSERT
+ffffffff818ccb70 T drm_file_tree_SPLAY
+ffffffff818cccf0 T drm_file_tree_SPLAY_REMOVE
+ffffffff818ccd90 T drm_file_tree_SPLAY_MINMAX
+ffffffff818cced0 T drm_find_file_by_minor
+ffffffff818ccf50 T drm_get_device_from_kdev
+ffffffff818ccfc0 T drm_firstopen
+ffffffff818cd030 T filt_drmdetach
+ffffffff818cd0a0 T filt_drmkms
+ffffffff818cd0e0 T drmkqfilter
+ffffffff818cd1b0 T drmopen
+ffffffff818cd680 T drmclose
+ffffffff818cd980 T drmread
+ffffffff818cdc80 T drm_dequeue_event
+ffffffff818cdd70 T drmpoll
+ffffffff818cded0 T drmmmap
+ffffffff818cdf00 T drm_dmamem_alloc
+ffffffff818ce0c0 T drm_dmamem_free
+ffffffff818ce150 T drm_pci_alloc
+ffffffff818ce210 T drm_pci_free
+ffffffff818ce2d0 T drm_getmagic
+ffffffff818ce370 T drm_authmagic
+ffffffff818ce530 T drm_order
+ffffffff818ce590 T drm_getpciinfo
+ffffffff818ce640 T drm_dev_register
+ffffffff818ce690 T drm_dev_unregister
+ffffffff818cf000 T drm_mode_create_dumb
+ffffffff818cf100 T drm_mode_create_dumb_ioctl
+ffffffff818cf200 T drm_mode_mmap_dumb_ioctl
+ffffffff818cf280 T drm_mode_destroy_dumb
+ffffffff818cf2f0 T drm_mode_destroy_dumb_ioctl
+ffffffff818d0000 T drm_edid_header_is_valid
+ffffffff818d0080 T drm_edid_block_valid
+ffffffff818d02d0 T drm_edid_is_valid
+ffffffff818d0360 T drm_add_override_edid_modes
+ffffffff818d0440 T drm_add_edid_modes
+ffffffff818d2ee0 T drm_do_get_edid
+ffffffff818d3310 t connector_bad_edid
+ffffffff818d34a0 T drm_probe_ddc
+ffffffff818d34e0 t drm_do_probe_ddc_edid
+ffffffff818d3750 T drm_get_edid
+ffffffff818d3b00 T drm_get_edid_switcheroo
+ffffffff818d3b10 T drm_edid_duplicate
+ffffffff818d3b80 T drm_mode_find_dmt
+ffffffff818d3c80 T drm_mode_fixup_1366x768
+ffffffff818d3cd0 T drm_match_cea_mode
+ffffffff818d3ec0 T drm_get_cea_aspect_ratio
+ffffffff818d3f00 T drm_edid_get_monitor_name
+ffffffff818d3f90 t get_monitor_name
+ffffffff818d4320 T drm_edid_to_sad
+ffffffff818d44b0 t drm_find_cea_extension
+ffffffff818d46d0 T drm_edid_to_speaker_allocation
+ffffffff818d4810 T drm_av_sync_delay
+ffffffff818d48d0 T drm_detect_hdmi_monitor
+ffffffff818d49f0 T drm_detect_monitor_audio
+ffffffff818d4ab0 T drm_rgb_quant_range_selectable
+ffffffff818d4ba0 T drm_default_rgb_quant_range
+ffffffff818d4be0 T drm_reset_display_info
+ffffffff818d4c90 T drm_add_display_info
+ffffffff818d5320 T drm_add_modes_noedid
+ffffffff818d5410 T drm_set_preferred_mode
+ffffffff818d5470 T drm_hdmi_avi_infoframe_from_display_mode
+ffffffff818d56d0 T drm_hdmi_avi_infoframe_quant_range
+ffffffff818d5750 T drm_hdmi_vendor_infoframe_from_display_mode
+ffffffff818d5940 t drm_for_each_detailed_block
+ffffffff818d5b00 t do_detailed_mode
+ffffffff818d62c0 t drm_cvt_modes
+ffffffff818d6500 t drm_mode_std
+ffffffff818d7300 t do_standard_modes
+ffffffff818d7440 t drm_monitor_supports_rb
+ffffffff818d76a0 t drm_gtf2_hbreak
+ffffffff818d7930 t do_inferred_modes
+ffffffff818d7df0 t mode_in_range
+ffffffff818d8000 T drm_encoder_register_all
+ffffffff818d8090 T drm_encoder_unregister_all
+ffffffff818d8100 T drm_encoder_init
+ffffffff818d82d0 t kasprintf
+ffffffff818d83b0 T drm_encoder_cleanup
+ffffffff818d84c0 T drm_mode_getencoder
+ffffffff818d9000 T drm_fb_helper_add_one_connector
+ffffffff818d9070 t __drm_fb_helper_add_one_connector
+ffffffff818d9150 T drm_fb_helper_single_add_all_connectors
+ffffffff818d9290 T drm_fb_helper_remove_one_connector
+ffffffff818d93c0 T drm_fb_helper_debug_enter
+ffffffff818d94d0 T drm_fb_helper_debug_leave
+ffffffff818d9650 T drm_fb_helper_restore_fbdev_mode_unlocked
+ffffffff818d9840 T drm_fb_helper_hotplug_event
+ffffffff818d99e0 T drm_fb_helper_blank
+ffffffff818d9a70 t drm_fb_helper_dpms
+ffffffff818d9c30 T drm_fb_helper_prepare
+ffffffff818d9d10 t drm_fb_helper_resume_worker
+ffffffff818d9d40 t drm_fb_helper_dirty_work
+ffffffff818d9e20 T drm_fb_helper_init
+ffffffff818da020 t drm_fb_helper_crtc_free
+ffffffff818da190 T drm_fb_helper_alloc_fbi
+ffffffff818da1f0 T drm_fb_helper_unregister_fbi
+ffffffff818da220 T drm_fb_helper_fini
+ffffffff818da2e0 T drm_fb_helper_set_suspend
+ffffffff818da310 T drm_fb_helper_set_suspend_unlocked
+ffffffff818da340 T drm_fb_helper_set_par
+ffffffff818da3a0 T drm_has_preferred_mode
+ffffffff818da400 T drm_pick_cmdline_mode
+ffffffff818da540 T drm_fb_helper_initial_config
+ffffffff818da570 t __drm_fb_helper_initial_config_and_unlock
+ffffffff818da8b0 t drm_setup_crtcs
+ffffffff818db360 t drm_setup_crtcs_fb
+ffffffff818db460 T drm_fb_helper_lastclose
+ffffffff818db480 T drm_fb_helper_output_poll_changed
+ffffffff818db4a0 T drm_fb_helper_modinit
+ffffffff818db4d0 t restore_fbdev_mode_atomic
+ffffffff818db6f0 t drm_pick_crtcs
+ffffffff818dc000 T drm_events_release
+ffffffff818dc0d0 T drm_event_reserve_init_locked
+ffffffff818dc140 T drm_event_reserve_init
+ffffffff818dc200 T drm_event_cancel_free
+ffffffff818dc2b0 T drm_send_event_locked
+ffffffff818dc510 T drm_send_event
+ffffffff818dd000 T drm_mode_legacy_fb_format
+ffffffff818dd0a0 T drm_get_format_name
+ffffffff818dd1c0 T __drm_format_info
+ffffffff818dd240 T drm_format_info
+ffffffff818dd300 T drm_get_format_info
+ffffffff818dd400 T drm_format_num_planes
+ffffffff818dd4e0 T drm_format_plane_cpp
+ffffffff818dd5e0 T drm_format_horz_chroma_subsampling
+ffffffff818dd6c0 T drm_format_vert_chroma_subsampling
+ffffffff818dd7a0 T drm_format_plane_width
+ffffffff818dd8b0 T drm_format_plane_height
+ffffffff818de000 T drm_framebuffer_check_src_coords
+ffffffff818de090 T drm_mode_addfb
+ffffffff818de230 T drm_mode_addfb2
+ffffffff818de2e0 T drm_mode_addfb_ioctl
+ffffffff818de2f0 T drm_internal_framebuffer_create
+ffffffff818de650 T drm_mode_rmfb
+ffffffff818de7f0 T drm_framebuffer_lookup
+ffffffff818de840 t drm_mode_rmfb_work_fn
+ffffffff818de8c0 T drm_mode_rmfb_ioctl
+ffffffff818de8d0 T drm_mode_getfb
+ffffffff818dea10 T drm_mode_dirtyfb_ioctl
+ffffffff818debc0 T drm_fb_release
+ffffffff818decc0 T drm_framebuffer_free
+ffffffff818decf0 T drm_framebuffer_init
+ffffffff818dee50 T drm_framebuffer_unregister_private
+ffffffff818dee90 T drm_framebuffer_cleanup
+ffffffff818deef0 T drm_framebuffer_remove
+ffffffff818df2e0 T drm_framebuffer_plane_width
+ffffffff818df330 T drm_framebuffer_plane_height
+ffffffff818df380 T drm_framebuffer_print_info
+ffffffff818e0000 T drm_ref
+ffffffff818e0030 T drm_unref
+ffffffff818e0050 T drm_fault
+ffffffff818e0220 T drm_flush
+ffffffff818e0250 T drm_gem_object_put_unlocked
+ffffffff818e03e0 T udv_attach_drm
+ffffffff818e0550 T drm_gem_init
+ffffffff818e0600 T drm_gem_destroy
+ffffffff818e0660 T drm_gem_object_init
+ffffffff818e0770 T drm_gem_private_object_init
+ffffffff818e0800 T drm_gem_handle_delete
+ffffffff818e08c0 t drm_gem_object_release_handle
+ffffffff818e0970 T drm_gem_dumb_map_offset
+ffffffff818e0a50 T drm_gem_object_lookup
+ffffffff818e0ac0 T drm_gem_create_mmap_offset
+ffffffff818e0af0 T drm_gem_dumb_destroy
+ffffffff818e0b00 T drm_gem_handle_create_tail
+ffffffff818e0c80 t drm_gem_object_handle_put_unlocked
+ffffffff818e0d40 T drm_gem_handle_create
+ffffffff818e0d80 T drm_gem_free_mmap_offset
+ffffffff818e0da0 T drm_gem_create_mmap_offset_size
+ffffffff818e0dd0 T drm_gem_close_ioctl
+ffffffff818e0e20 T drm_gem_flink_ioctl
+ffffffff818e0f40 T drm_gem_open_ioctl
+ffffffff818e1010 T drm_gem_open
+ffffffff818e1040 T drm_gem_release
+ffffffff818e1070 T drm_gem_object_release
+ffffffff818e1100 T drm_gem_object_free
+ffffffff818e11b0 T drm_gem_object_put
+ffffffff818e12b0 T drm_gem_print_info
+ffffffff818e2000 T drm_gem_fb_destroy
+ffffffff818e2060 T drm_gem_fb_create_handle
+ffffffff818e3000 T drm_global_init
+ffffffff818e30c0 T drm_global_release
+ffffffff818e3170 T drm_global_item_ref
+ffffffff818e3260 T drm_global_item_unref
+ffffffff818e4000 T drm_ht_create
+ffffffff818e4050 T drm_ht_verbose_list
+ffffffff818e4070 T drm_ht_find_key
+ffffffff818e40c0 T drm_ht_find_key_rcu
+ffffffff818e4110 T drm_ht_insert_item
+ffffffff818e4160 T drm_ht_just_insert_please
+ffffffff818e41b0 T drm_ht_find_item
+ffffffff818e4200 T drm_ht_remove_key
+ffffffff818e4250 T drm_ht_remove_item
+ffffffff818e42a0 T drm_ht_remove
+ffffffff818e5000 T drm_getunique
+ffffffff818e5070 T drm_getclient
+ffffffff818e50e0 T drm_noop
+ffffffff818e5110 T drm_invalid_op
+ffffffff818e5140 T drm_version
+ffffffff818e52d0 T pledge_ioctl_drm
+ffffffff818e5380 T drm_setunique
+ffffffff818e53b0 T drm_do_ioctl
+ffffffff818e5540 T drmioctl
+ffffffff818e56a0 t drm_getstats
+ffffffff818e56e0 t drm_setversion
+ffffffff818e57a0 t drm_getcap
+ffffffff818e5990 t drm_setclientcap
+ffffffff818e6000 T drm_irq_install
+ffffffff818e60b0 T drm_irq_uninstall
+ffffffff818e6260 T drm_legacy_irq_control
+ffffffff818e7000 T tasklet_run
+ffffffff818e7060 T set_current_state
+ffffffff818e7140 T __set_current_state
+ffffffff818e7220 T schedule
+ffffffff818e7230 T schedule_timeout
+ffffffff818e7400 T wake_up_process
+ffffffff818e7420 T flush_workqueue
+ffffffff818e7460 T flush_work
+ffffffff818e74a0 T flush_delayed_work
+ffffffff818e7540 T kthread_func
+ffffffff818e7570 T kthread_run
+ffffffff818e7640 T kthread_lookup
+ffffffff818e76b0 T kthread_should_park
+ffffffff818e7730 T kthread_parkme
+ffffffff818e77e0 T kthread_park
+ffffffff818e78b0 T kthread_unpark
+ffffffff818e7910 T kthread_should_stop
+ffffffff818e7990 T kthread_stop
+ffffffff818e7a80 T ns_to_timespec
+ffffffff818e7b20 T timeval_to_ns
+ffffffff818e7b60 T ns_to_timeval
+ffffffff818e7c10 T timeval_to_ms
+ffffffff818e7c60 T timeval_to_us
+ffffffff818e7c90 T dmi_match
+ffffffff818e7d40 T dmi_first_match
+ffffffff818e7e20 T dmi_get_system_info
+ffffffff818e7e90 T dmi_check_system
+ffffffff818e7f80 T alloc_pages
+ffffffff818e8050 T __free_pages
+ffffffff818e80e0 T __pagevec_release
+ffffffff818e8190 T kmap
+ffffffff818e81c0 T kunmap
+ffffffff818e81e0 T vmap
+ffffffff818e82c0 T vunmap
+ffffffff818e8300 T print_hex_dump
+ffffffff818e83c0 T memchr_inv
+ffffffff818e8410 T panic_cmp
+ffffffff818e8430 T linux_root_RB_INSERT_COLOR
+ffffffff818e8650 T linux_root_RB_REMOVE_COLOR
+ffffffff818e8990 T linux_root_RB_REMOVE
+ffffffff818e8af0 T linux_root_RB_INSERT
+ffffffff818e8b60 T linux_root_RB_FIND
+ffffffff818e8bb0 T linux_root_RB_NFIND
+ffffffff818e8c00 T linux_root_RB_NEXT
+ffffffff818e8c70 T linux_root_RB_PREV
+ffffffff818e8ce0 T linux_root_RB_MINMAX
+ffffffff818e8d30 T idr_init
+ffffffff818e8db0 T idr_destroy
+ffffffff818e8ed0 T idr_tree_SPLAY_REMOVE
+ffffffff818e8f60 T idr_preload
+ffffffff818e8ff0 T idr_alloc
+ffffffff818e9180 T idr_tree_SPLAY_INSERT
+ffffffff818e9220 T idr_replace
+ffffffff818e92a0 T idr_remove
+ffffffff818e9360 T idr_find
+ffffffff818e93d0 T idr_get_next
+ffffffff818e94f0 T idr_for_each
+ffffffff818e9610 T idr_cmp
+ffffffff818e9650 T idr_tree_SPLAY
+ffffffff818e9780 T idr_tree_SPLAY_MINMAX
+ffffffff818e9870 T ida_init
+ffffffff818e98a0 T ida_destroy
+ffffffff818e98d0 T ida_remove
+ffffffff818e9900 T ida_simple_get
+ffffffff818e9980 T ida_simple_remove
+ffffffff818e99b0 T sg_alloc_table
+ffffffff818e9a20 T sg_free_table
+ffffffff818e9a50 T sg_copy_from_buffer
+ffffffff818e9a70 T i2c_master_xfer
+ffffffff818e9bc0 T i2c_transfer
+ffffffff818e9bf0 T i2c_bb_master_xfer
+ffffffff818e9c90 T i2c_bb_functionality
+ffffffff818e9cc0 T i2c_bit_add_bus
+ffffffff818e9d00 T vga_disable_bridge
+ffffffff818e9db0 T vga_get_uninterruptible
+ffffffff818e9e00 T vga_put
+ffffffff818e9e80 T acpi_get_table
+ffffffff818e9f50 T acpi_get_handle
+ffffffff818e9fa0 T acpi_get_name
+ffffffff818ea040 T acpi_evaluate_object
+ffffffff818ea240 T drm_linux_acpi_notify
+ffffffff818ea2c0 T register_acpi_notifier
+ffffffff818ea300 T unregister_acpi_notifier
+ffffffff818ea390 T acpi_format_exception
+ffffffff818ea3e0 T backlight_do_update_status
+ffffffff818ea400 T backlight_device_register
+ffffffff818ea490 T backlight_device_unregister
+ffffffff818ea4b0 T backlight_schedule_update_status
+ffffffff818ea4d0 T drm_sysfs_hotplug_event
+ffffffff818ea4f0 T dma_fence_context_alloc
+ffffffff818ea520 T dma_fence_default_wait
+ffffffff818ea720 t dma_fence_default_wait_cb
+ffffffff818ea750 T dma_fence_wait_any_timeout
+ffffffff818eaa90 t dma_fence_add_callback
+ffffffff818eac10 T dma_fence_array_create
+ffffffff818ead30 t irq_dma_fence_array_work
+ffffffff818eae40 t dma_fence_array_get_driver_name
+ffffffff818eae70 t dma_fence_array_get_timeline_name
+ffffffff818eaea0 t dma_fence_array_enable_signaling
+ffffffff818eafb0 t dma_fence_array_signaled
+ffffffff818eaff0 t dma_fence_array_release
+ffffffff818eb0b0 T dmabuf_read
+ffffffff818eb0e0 T dmabuf_write
+ffffffff818eb110 T dmabuf_ioctl
+ffffffff818eb140 T dmabuf_poll
+ffffffff818eb170 T dmabuf_kqfilter
+ffffffff818eb1a0 T dmabuf_stat
+ffffffff818eb260 T dmabuf_close
+ffffffff818eb2d0 T dmabuf_seek
+ffffffff818eb350 T dma_buf_export
+ffffffff818eb3f0 T dma_buf_get
+ffffffff818eb480 T dma_buf_put
+ffffffff818eb530 T dma_buf_fd
+ffffffff818eb640 T get_dma_buf
+ffffffff818eb680 T pcie_get_speed_cap
+ffffffff818eb7d0 T pcie_get_width_cap
+ffffffff818eb880 T default_wake_function
+ffffffff818eb8e0 T autoremove_wake_function
+ffffffff818eb960 T wait_on_bit
+ffffffff818eba20 T wait_on_bit_timeout
+ffffffff818ebaf0 T wake_up_bit
+ffffffff818ebb30 T drm_linux_init
+ffffffff818ebc40 T pci_resize_resource
+ffffffff818ebd80 T register_shrinker
+ffffffff818ebdd0 T unregister_shrinker
+ffffffff818ebe30 T drmbackoff
+ffffffff818ebec0 t dma_fence_array_cb_func
+ffffffff818ec000 T drm_mtrr_add
+ffffffff818ec070 T drm_mtrr_del
+ffffffff818ed000 T mipi_dsi_attach
+ffffffff818ed050 T mipi_dsi_detach
+ffffffff818ed0a0 T mipi_dsi_packet_format_is_short
+ffffffff818ed0f0 T mipi_dsi_packet_format_is_long
+ffffffff818ed140 T mipi_dsi_create_packet
+ffffffff818ed240 T mipi_dsi_shutdown_peripheral
+ffffffff818ed2e0 T mipi_dsi_turn_on_peripheral
+ffffffff818ed380 T mipi_dsi_set_maximum_return_packet_size
+ffffffff818ed430 T mipi_dsi_generic_write
+ffffffff818ed4e0 T mipi_dsi_generic_read
+ffffffff818ed590 T mipi_dsi_dcs_write_buffer
+ffffffff818ed650 T mipi_dsi_dcs_write
+ffffffff818ed7b0 T mipi_dsi_dcs_read
+ffffffff818ed840 T mipi_dsi_dcs_nop
+ffffffff818ed8f0 T mipi_dsi_dcs_soft_reset
+ffffffff818ed9a0 T mipi_dsi_dcs_get_power_mode
+ffffffff818eda60 T mipi_dsi_dcs_get_pixel_format
+ffffffff818edb20 T mipi_dsi_dcs_enter_sleep_mode
+ffffffff818edbd0 T mipi_dsi_dcs_exit_sleep_mode
+ffffffff818edc80 T mipi_dsi_dcs_set_display_off
+ffffffff818edd30 T mipi_dsi_dcs_set_display_on
+ffffffff818edde0 T mipi_dsi_dcs_set_column_address
+ffffffff818edef0 T mipi_dsi_dcs_set_page_address
+ffffffff818ee000 T mipi_dsi_dcs_set_tear_off
+ffffffff818ee0b0 T mipi_dsi_dcs_set_tear_on
+ffffffff818ee1a0 T mipi_dsi_dcs_set_pixel_format
+ffffffff818ef000 T drm_mm_interval_tree_iter_first
+ffffffff818ef070 T __drm_mm_interval_first
+ffffffff818ef0e0 T drm_mm_reserve_node
+ffffffff818ef280 T drm_mm_insert_node_in_range_generic
+ffffffff818ef600 T drm_mm_remove_node
+ffffffff818ef6d0 T drm_mm_replace_node
+ffffffff818ef770 T drm_mm_scan_init_with_range
+ffffffff818ef7f0 T drm_mm_scan_add_block
+ffffffff818ef930 T drm_mm_scan_remove_block
+ffffffff818ef9a0 T drm_mm_scan_color_evict
+ffffffff818efa50 T drm_mm_init
+ffffffff818efae0 T drm_mm_takedown
+ffffffff818efb20 T drm_mm_print
+ffffffff818f0000 T drm_modeset_register_all
+ffffffff818f00a0 T drm_modeset_unregister_all
+ffffffff818f00d0 T drm_mode_getresources
+ffffffff818f0350 T drm_mode_config_reset
+ffffffff818f04b0 T drm_mode_config_init
+ffffffff818f0a90 T drm_mode_config_cleanup
+ffffffff818f1000 T __drm_mode_object_add
+ffffffff818f10d0 T drm_mode_object_add
+ffffffff818f1170 T drm_mode_object_register
+ffffffff818f11c0 T drm_mode_object_unregister
+ffffffff818f1220 T drm_mode_object_lease_required
+ffffffff818f1260 T __drm_mode_object_find
+ffffffff818f1310 T drm_mode_object_find
+ffffffff818f13c0 T drm_mode_object_put
+ffffffff818f1410 T drm_mode_object_get
+ffffffff818f1440 T drm_object_attach_property
+ffffffff818f14a0 T drm_object_property_set_value
+ffffffff818f1570 T drm_object_property_get_value
+ffffffff818f15f0 t __drm_object_property_get_value
+ffffffff818f16d0 T drm_mode_object_get_properties
+ffffffff818f1830 T drm_mode_obj_get_properties_ioctl
+ffffffff818f1980 T drm_mode_obj_find_prop_id
+ffffffff818f19d0 T drm_mode_obj_set_property_ioctl
+ffffffff818f2000 T drm_mode_debug_printmodeline
+ffffffff818f2030 T drm_mode_create
+ffffffff818f20b0 T drm_mode_destroy
+ffffffff818f2100 T drm_mode_probed_add
+ffffffff818f21a0 T drm_cvt_mode
+ffffffff818f2690 T drm_mode_set_name
+ffffffff818f26e0 T drm_gtf_mode_complex
+ffffffff818f2a10 T drm_gtf_mode
+ffffffff818f2a60 T drm_mode_hsync
+ffffffff818f2ac0 T drm_mode_vrefresh
+ffffffff818f2b50 T drm_mode_get_hv_timing
+ffffffff818f2ba0 T drm_mode_set_crtcinfo
+ffffffff818f2dd0 T drm_mode_copy
+ffffffff818f2e40 T drm_mode_duplicate
+ffffffff818f2f10 T drm_mode_match
+ffffffff818f3090 T drm_mode_equal
+ffffffff818f30b0 T drm_mode_equal_no_clocks
+ffffffff818f30d0 T drm_mode_equal_no_clocks_no_stereo
+ffffffff818f3180 T drm_mode_validate_driver
+ffffffff818f3250 T drm_mode_validate_size
+ffffffff818f32a0 T drm_mode_validate_ycbcr420
+ffffffff818f3300 T drm_get_mode_status_name
+ffffffff818f3370 T drm_mode_prune_invalid
+ffffffff818f3410 T drm_mode_sort
+ffffffff818f3430 t drm_mode_compare
+ffffffff818f3490 T drm_connector_list_update
+ffffffff818f3660 T drm_mode_parse_command_line_for_connector
+ffffffff818f3690 T drm_mode_create_from_cmdline_mode
+ffffffff818f3770 T drm_mode_convert_to_umode
+ffffffff818f38f0 T drm_mode_convert_umode
+ffffffff818f3b50 T drm_mode_is_420_only
+ffffffff818f3ba0 T drm_mode_is_420_also
+ffffffff818f3bf0 T drm_mode_is_420
+ffffffff818f4000 T drm_helper_move_panel_connectors_to_head
+ffffffff818f40f0 T drm_helper_mode_fill_fb_struct
+ffffffff818f41b0 T drm_crtc_init
+ffffffff818f4260 T drm_mode_config_helper_suspend
+ffffffff818f42f0 T drm_mode_config_helper_resume
+ffffffff818f5000 T drm_modeset_lock_all
+ffffffff818f5270 T drm_modeset_acquire_init
+ffffffff818f5300 T drm_modeset_lock_all_ctx
+ffffffff818f53d0 T drm_modeset_backoff
+ffffffff818f5490 T drm_modeset_acquire_fini
+ffffffff818f54c0 T drm_warn_on_modeset_not_all_locked
+ffffffff818f5610 T drm_modeset_unlock_all
+ffffffff818f56f0 T drm_modeset_drop_locks
+ffffffff818f5780 T drm_modeset_unlock
+ffffffff818f5840 t modeset_lock
+ffffffff818f5ac0 T drm_modeset_lock_init
+ffffffff818f5b20 T drm_modeset_lock
+ffffffff818f5c40 T drm_modeset_lock_single_interruptible
+ffffffff818f5d60 t __ww_mutex_lock
+ffffffff818f6000 T drm_panel_init
+ffffffff818f6030 T drm_panel_add
+ffffffff818f60a0 T drm_panel_remove
+ffffffff818f60f0 T drm_panel_attach
+ffffffff818f6130 T drm_panel_detach
+ffffffff818f7000 T drm_get_panel_orientation_quirk
+ffffffff818f8000 T drm_universal_plane_init
+ffffffff818f8680 t kasprintf
+ffffffff818f8760 T drm_plane_register_all
+ffffffff818f87f0 T drm_plane_unregister_all
+ffffffff818f8860 T drm_plane_init
+ffffffff818f88b0 T drm_plane_cleanup
+ffffffff818f8a00 T drm_plane_from_index
+ffffffff818f8a60 T drm_plane_force_disable
+ffffffff818f8b60 T drm_mode_plane_set_obj_prop
+ffffffff818f8be0 T drm_mode_getplane_res
+ffffffff818f8cc0 T drm_mode_getplane
+ffffffff818f8e20 T drm_plane_check_pixel_format
+ffffffff818f8ee0 T drm_mode_setplane
+ffffffff818f90f0 T drm_mode_cursor_ioctl
+ffffffff818f9150 t drm_mode_cursor_common
+ffffffff818f9690 T drm_mode_cursor2_ioctl
+ffffffff818f96a0 T drm_mode_page_flip_ioctl
+ffffffff818f9bb0 t __setplane_atomic
+ffffffff818f9e60 t __setplane_internal
+ffffffff818fb000 T drm_plane_helper_check_update
+ffffffff818fb260 T drm_primary_helper_update
+ffffffff818fb450 t get_connectors_for_crtc
+ffffffff818fb560 T drm_primary_helper_disable
+ffffffff818fb590 T drm_primary_helper_destroy
+ffffffff818fb5c0 T drm_plane_helper_commit
+ffffffff818fb870 T drm_plane_helper_update
+ffffffff818fb9a0 T drm_plane_helper_disable
+ffffffff818fc000 T drm_prime_remove_buf_handle_locked
+ffffffff818fc0c0 T drm_gem_dmabuf_export
+ffffffff818fc110 T drm_gem_dmabuf_release
+ffffffff818fc120 T drm_gem_prime_export
+ffffffff818fc1b0 T drm_gem_prime_handle_to_fd
+ffffffff818fc360 t drm_prime_add_buf_handle
+ffffffff818fc4b0 T drm_gem_prime_import_dev
+ffffffff818fc510 T drm_gem_prime_import
+ffffffff818fc570 T drm_gem_prime_fd_to_handle
+ffffffff818fc730 T drm_prime_handle_to_fd_ioctl
+ffffffff818fc7a0 T drm_prime_fd_to_handle_ioctl
+ffffffff818fc800 T drm_prime_gem_destroy
+ffffffff818fc830 T drm_prime_init_file_private
+ffffffff818fc880 T drm_prime_destroy_file_private
+ffffffff818fd000 T __drm_puts_coredump
+ffffffff818fd0e0 T __drm_printfn_coredump
+ffffffff818fd200 T __drm_puts_seq_file
+ffffffff818fd230 T __drm_printfn_seq_file
+ffffffff818fd260 T __drm_printfn_info
+ffffffff818fd290 T __drm_printfn_debug
+ffffffff818fd2c0 T drm_puts
+ffffffff818fd2f0 T drm_printf
+ffffffff818fd370 T drm_dev_printk
+ffffffff818fd3f0 T drm_dev_dbg
+ffffffff818fd480 T drm_dbg
+ffffffff818fd510 T drm_err
+ffffffff818fe000 T drm_crtc_mode_valid
+ffffffff818fe040 T drm_encoder_mode_valid
+ffffffff818fe080 T drm_connector_mode_valid
+ffffffff818fe0c0 T drm_kms_helper_poll_enable
+ffffffff818fe1b0 T drm_helper_probe_detect
+ffffffff818fe380 T drm_helper_probe_single_connector_modes
+ffffffff818fea60 T drm_kms_helper_hotplug_event
+ffffffff818feab0 T drm_kms_helper_poll_disable
+ffffffff818feb20 T drm_kms_helper_poll_init
+ffffffff818feb80 t output_poll_execute
+ffffffff818feda0 T drm_kms_helper_poll_fini
+ffffffff818fee10 T drm_helper_hpd_irq_event
+ffffffff818fef20 t __delayed_work_tick
+ffffffff818ff000 T drm_property_create
+ffffffff818ff1e0 T drm_property_create_enum
+ffffffff818ff290 T drm_property_add_enum
+ffffffff818ff490 T drm_property_destroy
+ffffffff818ff540 T drm_property_create_bitmask
+ffffffff818ff670 T drm_property_create_range
+ffffffff818ff6d0 T drm_property_create_signed_range
+ffffffff818ff740 T drm_property_create_object
+ffffffff818ff7d0 T drm_property_create_bool
+ffffffff818ff830 T drm_mode_getproperty_ioctl
+ffffffff818ffa20 T drm_property_create_blob
+ffffffff818ffb50 t drm_property_free_blob
+ffffffff818ffbc0 T drm_property_blob_put
+ffffffff818ffbf0 T drm_property_destroy_user_blobs
+ffffffff818ffc70 T drm_property_blob_get
+ffffffff818ffcb0 T drm_property_lookup_blob
+ffffffff818ffcd0 T drm_property_replace_global_blob
+ffffffff818ffde0 T drm_property_replace_blob
+ffffffff818ffe50 T drm_mode_getblob_ioctl
+ffffffff818fff00 T drm_mode_createblob_ioctl
+ffffffff81900000 T drm_mode_destroyblob_ioctl
+ffffffff81900110 T drm_property_change_valid_get
+ffffffff81900380 T drm_property_change_valid_put
+ffffffff81901000 T drm_rect_intersect
+ffffffff81901090 T drm_rect_clip_scaled
+ffffffff819012a0 T drm_rect_calc_hscale
+ffffffff81901360 T drm_rect_calc_vscale
+ffffffff81901420 T drm_rect_calc_hscale_relaxed
+ffffffff81901540 T drm_rect_calc_vscale_relaxed
+ffffffff81901660 T drm_rect_debug_print
+ffffffff81901690 T drm_rect_rotate
+ffffffff81901750 T drm_rect_rotate_inv
+ffffffff81902000 T drm_scdc_read
+ffffffff81902090 T drm_scdc_write
+ffffffff81902180 T drm_scdc_get_scrambling_status
+ffffffff81902210 T drm_scdc_set_scrambling
+ffffffff81902330 T drm_scdc_set_high_tmds_clock_ratio
+ffffffff81903000 T drm_syncobj_find
+ffffffff81903070 T drm_syncobj_add_callback
+ffffffff819030d0 T drm_syncobj_remove_callback
+ffffffff81903120 T drm_syncobj_replace_fence
+ffffffff81903230 T drm_syncobj_find_fence
+ffffffff81903300 T drm_syncobj_free
+ffffffff81903330 T drm_syncobj_create
+ffffffff81903550 T drm_syncobj_get_handle
+ffffffff81903610 T drm_syncobj_get_fd
+ffffffff81903660 T drm_syncobj_open
+ffffffff81903690 T drm_syncobj_release
+ffffffff819036c0 t drm_syncobj_release_handle
+ffffffff81903720 T drm_syncobj_create_ioctl
+ffffffff819037e0 T drm_syncobj_destroy_ioctl
+ffffffff819038b0 T drm_syncobj_handle_to_fd_ioctl
+ffffffff819039d0 T drm_syncobj_fd_to_handle_ioctl
+ffffffff81903a60 T drm_syncobj_wait_ioctl
+ffffffff81904380 t drm_syncobj_array_find
+ffffffff81904570 T drm_syncobj_reset_ioctl
+ffffffff819046b0 T drm_syncobj_signal_ioctl
+ffffffff81904940 t drm_syncobj_null_fence_get_name
+ffffffff81904970 t drm_syncobj_null_fence_enable_signaling
+ffffffff81904b10 t syncobj_wait_syncobj_func
+ffffffff81904b30 t syncobj_wait_fence_func
+ffffffff81905000 T drm_crtc_accurate_vblank_count
+ffffffff819050f0 t drm_update_vblank_count
+ffffffff81905580 T drm_vblank_disable_and_save
+ffffffff819056d0 T drm_vblank_cleanup
+ffffffff819057c0 T drm_vblank_init
+ffffffff81905950 t vblank_disable_fn
+ffffffff819059b0 T drm_crtc_vblank_waitqueue
+ffffffff819059f0 T drm_calc_timestamping_constants
+ffffffff81905b40 T drm_calc_vbltimestamp_from_scanoutpos
+ffffffff81905ff0 T drm_crtc_vblank_count
+ffffffff81906070 T drm_crtc_vblank_count_and_time
+ffffffff81906140 T drm_crtc_arm_vblank_event
+ffffffff81906220 T drm_crtc_send_vblank_event
+ffffffff81906360 T drm_crtc_vblank_get
+ffffffff81906460 T drm_crtc_vblank_put
+ffffffff81906560 T drm_wait_one_vblank
+ffffffff81906ae0 T drm_crtc_wait_one_vblank
+ffffffff81906b00 T drm_crtc_vblank_off
+ffffffff81906f20 T drm_crtc_vblank_reset
+ffffffff81907000 T drm_crtc_set_max_vblank_count
+ffffffff819070c0 T drm_crtc_vblank_on
+ffffffff819071f0 t drm_reset_vblank_timestamp
+ffffffff81907470 t drm_vblank_enable
+ffffffff81907620 T drm_vblank_restore
+ffffffff81907a40 t __get_vblank_counter
+ffffffff81907b80 T drm_crtc_vblank_restore
+ffffffff81907ba0 T drm_legacy_modeset_ctl_ioctl
+ffffffff81907e70 T drm_wait_vblank_ioctl
+ffffffff81908900 T drm_handle_vblank
+ffffffff81908b80 t drm_handle_vblank_events
+ffffffff81908e90 T drm_crtc_handle_vblank
+ffffffff81908eb0 T drm_crtc_get_sequence_ioctl
+ffffffff81909180 T drm_crtc_queue_sequence_ioctl
+ffffffff8190a000 T drm_vma_offset_manager_init
+ffffffff8190a050 T drm_vma_offset_manager_destroy
+ffffffff8190a080 T drm_vma_offset_lookup
+ffffffff8190a130 T drm_vma_offset_lookup_locked
+ffffffff8190a1b0 T drm_vma_offset_add
+ffffffff8190a300 T drm_vma_offset_remove
+ffffffff8190a3d0 T drm_vma_node_allow
+ffffffff8190a500 T drm_vma_node_revoke
+ffffffff8190a580 T drm_vma_node_is_allowed
+ffffffff8190b000 T hdmi_avi_infoframe_init
+ffffffff8190b080 T hdmi_avi_infoframe_pack
+ffffffff8190b2d0 T hdmi_spd_infoframe_init
+ffffffff8190b370 T hdmi_spd_infoframe_pack
+ffffffff8190b4b0 T hdmi_audio_infoframe_init
+ffffffff8190b500 T hdmi_audio_infoframe_pack
+ffffffff8190b690 T hdmi_vendor_infoframe_init
+ffffffff8190b6f0 T hdmi_vendor_infoframe_pack
+ffffffff8190b8a0 T hdmi_infoframe_pack
+ffffffff8190bbd0 T hdmi_infoframe_log
+ffffffff8190c790 T hdmi_infoframe_unpack
+ffffffff8190d000 T list_sort
+ffffffff8190e000 T radix_tree_lookup
+ffffffff8190e0b0 T radix_tree_iter_find
+ffffffff8190e1c0 T radix_tree_delete
+ffffffff8190e360 T radix_tree_iter_delete
+ffffffff8190e380 T radix_tree_insert
+ffffffff8190f000 T reservation_object_reserve_shared
+ffffffff8190f0e0 T reservation_object_add_shared_fence
+ffffffff8190f570 T reservation_object_add_excl_fence
+ffffffff8190f6c0 T reservation_object_copy_fences
+ffffffff8190f9c0 T reservation_object_get_fences_rcu
+ffffffff8190fea0 T reservation_object_wait_timeout_rcu
+ffffffff819102c0 T reservation_object_test_signaled_rcu
+ffffffff81910400 t reservation_object_test_signaled_single
+ffffffff81911000 T ttm_agp_tt_create
+ffffffff819110a0 T ttm_agp_tt_populate
+ffffffff819110d0 T ttm_agp_tt_unpopulate
+ffffffff819110e0 t ttm_agp_bind
+ffffffff819111e0 t ttm_agp_unbind
+ffffffff819112a0 t ttm_agp_destroy
+ffffffff81912000 T ttm_get_kobj
+ffffffff81912030 T ttm_bo_add_to_lru
+ffffffff81912150 T ttm_bo_del_from_lru
+ffffffff81912240 t kref_put
+ffffffff81912280 T ttm_bo_del_sub_from_lru
+ffffffff81912370 T ttm_bo_move_to_lru_tail
+ffffffff81912540 T ttm_bo_put
+ffffffff819125f0 T ttm_bo_unref
+ffffffff81912610 T ttm_bo_lock_delayed_workqueue
+ffffffff81912680 T ttm_bo_unlock_delayed_workqueue
+ffffffff819126f0 T ttm_bo_eviction_valuable
+ffffffff81912750 T ttm_bo_mem_put
+ffffffff819127a0 T ttm_bo_mem_space
+ffffffff81912c70 t ttm_bo_add_move_fence
+ffffffff81912d10 T ttm_bo_mem_compat
+ffffffff81912ea0 T ttm_bo_validate
+ffffffff81912ff0 T ttm_bo_init_reserved
+ffffffff819136d0 t ttm_bo_default_destroy
+ffffffff819136f0 T ttm_bo_init
+ffffffff81913960 T ttm_bo_acc_size
+ffffffff819139d0 T ttm_bo_dma_acc_size
+ffffffff81913a50 T ttm_bo_create
+ffffffff81913b60 T ttm_bo_clean_mm
+ffffffff81913c80 t ttm_bo_force_list_clean
+ffffffff81913f30 t dma_fence_put
+ffffffff81913f90 T ttm_bo_evict_mm
+ffffffff81914010 T ttm_bo_init_mm
+ffffffff819141d0 T ttm_bo_global_release
+ffffffff81914220 T ttm_bo_global_init
+ffffffff81914320 T ttm_bo_device_release
+ffffffff81914450 t ttm_bo_delayed_delete
+ffffffff81914750 T ttm_bo_device_init
+ffffffff81914890 t ttm_bo_delayed_workqueue
+ffffffff81914920 T ttm_mem_reg_is_pci
+ffffffff81914980 T ttm_bo_unmap_virtual_locked
+ffffffff81914a90 T ttm_bo_unmap_virtual
+ffffffff81914ae0 T ttm_bo_wait
+ffffffff81914b90 T ttm_bo_synccpu_write_grab
+ffffffff81914ef0 T ttm_bo_synccpu_write_release
+ffffffff81914f20 T ttm_bo_swapout
+ffffffff81915490 t ttm_bo_cleanup_refs
+ffffffff81915940 t ttm_bo_release_list
+ffffffff81915c50 t ttm_bo_handle_move_mem
+ffffffff81916030 T ttm_bo_swapout_all
+ffffffff819160b0 T ttm_bo_wait_unreserved
+ffffffff81916200 t reservation_object_lock_interruptible
+ffffffff81916320 t ttm_bo_cleanup_refs_or_queue
+ffffffff81916bc0 t ttm_mem_evict_first
+ffffffff81917480 t ttm_bo_global_kobj_release
+ffffffff819174a0 t __delayed_work_tick
+ffffffff81918000 t ttm_bo_man_init
+ffffffff81918090 t ttm_bo_man_takedown
+ffffffff81918120 t ttm_bo_man_get_node
+ffffffff81918240 t ttm_bo_man_put_node
+ffffffff819182c0 t ttm_bo_man_debug
+ffffffff81919000 T ttm_bo_free_old_node
+ffffffff81919010 T ttm_bo_move_ttm
+ffffffff81919120 T ttm_mem_io_lock
+ffffffff81919190 T ttm_mem_io_unlock
+ffffffff819191d0 T ttm_mem_io_reserve
+ffffffff819192e0 T ttm_mem_io_free
+ffffffff81919350 T ttm_mem_io_reserve_vm
+ffffffff81919420 T ttm_mem_io_free_vm
+ffffffff819194e0 T ttm_kmap_atomic_prot
+ffffffff81919540 T ttm_kunmap_atomic_prot
+ffffffff81919570 T ttm_bo_move_memcpy
+ffffffff81919c20 t ttm_mem_reg_ioremap
+ffffffff81919df0 T ttm_io_prot
+ffffffff81919e30 T ttm_bo_kmap
+ffffffff8191a100 T ttm_bo_kunmap
+ffffffff8191a280 T ttm_bo_move_accel_cleanup
+ffffffff8191a410 t ttm_buffer_object_transfer
+ffffffff8191a680 t ttm_bo_unreserve
+ffffffff8191a760 T ttm_bo_pipeline_move
+ffffffff8191aa10 T ttm_bo_pipeline_gutting
+ffffffff8191ab30 t ttm_transfered_destroy
+ffffffff8191b000 T ttm_bo_vm_fault
+ffffffff8191b5c0 t ttm_bo_unreserve
+ffffffff8191b6a0 T ttm_bo_vm_reference
+ffffffff8191b6d0 T ttm_bo_vm_detach
+ffffffff8191b710 T ttm_bo_mmap
+ffffffff8191c000 T ttm_eu_backoff_reservation
+ffffffff8191c140 T ttm_eu_reserve_buffers
+ffffffff8191c600 T ttm_eu_fence_buffer_objects
+ffffffff8191c760 t __ww_mutex_lock
+ffffffff8191d000 T ttm_mem_global_init
+ffffffff8191d220 t ttm_shrink_work
+ffffffff8191d2f0 T ttm_mem_global_release
+ffffffff8191d3d0 T ttm_mem_global_free
+ffffffff8191d430 T ttm_check_under_lowerlimit
+ffffffff8191d490 T ttm_mem_global_alloc
+ffffffff8191d4b0 t ttm_mem_global_alloc_zone
+ffffffff8191d740 T ttm_mem_global_alloc_page
+ffffffff8191d780 T ttm_mem_global_free_page
+ffffffff8191d820 T ttm_round_pot
+ffffffff8191d880 T ttm_get_kernel_zone_memory_size
+ffffffff8191d8b0 t ttm_mem_zone_kobj_release
+ffffffff8191e000 T ttm_page_alloc_init
+ffffffff8191e380 T ttm_page_alloc_fini
+ffffffff8191e4a0 t ttm_page_pool_free
+ffffffff8191e7e0 T ttm_pool_populate
+ffffffff8191ee20 T ttm_pool_unpopulate
+ffffffff8191eed0 T ttm_populate_and_map_pages
+ffffffff8191f080 T ttm_unmap_and_unpopulate_pages
+ffffffff8191f130 T ttm_page_alloc_debugfs
+ffffffff8191f160 t ttm_pool_kobj_release
+ffffffff8191f180 t ttm_pool_shrink_count
+ffffffff8191f210 t ttm_pool_shrink_scan
+ffffffff8191f3a0 t ttm_put_pages
+ffffffff8191f540 t ttm_alloc_new_pages
+ffffffff81920000 T ttm_tt_create
+ffffffff819200d0 T ttm_tt_set_placement_caching
+ffffffff819201a0 T ttm_tt_destroy
+ffffffff819202e0 T ttm_tt_unbind
+ffffffff81920350 T ttm_tt_unpopulate
+ffffffff81920410 T ttm_tt_init_fields
+ffffffff81920470 T ttm_tt_init
+ffffffff81920530 T ttm_tt_fini
+ffffffff81920580 T ttm_dma_tt_init
+ffffffff81920720 T ttm_sg_tt_init
+ffffffff81920900 T ttm_dma_tt_fini
+ffffffff81920980 T ttm_tt_bind
+ffffffff81920a20 T ttm_tt_populate
+ffffffff81920a70 T ttm_tt_swapin
+ffffffff81920ba0 T ttm_tt_swapout
+ffffffff81921000 T drm_sched_entity_init
+ffffffff81921130 T drm_sched_entity_flush
+ffffffff819214a0 T drm_sched_entity_fini
+ffffffff819218d0 t drm_sched_entity_kill_jobs_cb
+ffffffff81921980 T drm_sched_entity_destroy
+ffffffff819219d0 T drm_sched_entity_set_rq
+ffffffff81921af0 T drm_sched_dependency_optimized
+ffffffff81921c10 T drm_sched_entity_push_job
+ffffffff81921d80 T drm_sched_hw_job_reset
+ffffffff81922050 T drm_sched_job_recovery
+ffffffff81922360 t drm_sched_process_job
+ffffffff81922440 T drm_sched_job_init
+ffffffff81922550 t drm_sched_job_finish
+ffffffff81922730 t drm_sched_job_timedout
+ffffffff81922750 T drm_sched_init
+ffffffff81922980 t drm_sched_main
+ffffffff819233f0 T drm_sched_fini
+ffffffff81923430 t __delayed_work_tick
+ffffffff81923450 t drm_sched_select_entity
+ffffffff81923570 t drm_sched_entity_clear_dep
+ffffffff819235e0 t drm_sched_entity_wakeup
+ffffffff819236e0 t drm_sched_job_finish_cb
+ffffffff81924000 T drm_sched_fence_slab_init
+ffffffff81924060 T drm_sched_fence_slab_fini
+ffffffff81924080 T drm_sched_fence_scheduled
+ffffffff81924160 T drm_sched_fence_finished
+ffffffff81924240 t drm_sched_fence_get_driver_name
+ffffffff81924270 t drm_sched_fence_get_timeline_name
+ffffffff819242b0 t drm_sched_fence_release_scheduled
+ffffffff81924340 t drm_sched_fence_release_finished
+ffffffff819243c0 T to_drm_sched_fence
+ffffffff81924420 T drm_sched_fence_create
+ffffffff81925000 T chash_table_alloc
+ffffffff81925150 T chash_table_free
+ffffffff81925170 T __chash_table_copy_in
+ffffffff81925330 t chash_table_find
+ffffffff81925770 T __chash_table_copy_out
+ffffffff819258c0 t chash_iter_relocate
+ffffffff81926000 t ch7017_init
+ffffffff819260e0 t ch7017_dpms
+ffffffff81926330 t ch7017_mode_valid
+ffffffff81926370 t ch7017_mode_set
+ffffffff819265e0 t ch7017_detect
+ffffffff81926610 t ch7017_get_hw_state
+ffffffff81926690 t ch7017_destroy
+ffffffff819266e0 t ch7017_dump_regs
+ffffffff81927000 t ch7xxx_init
+ffffffff81927150 t ch7xxx_dpms
+ffffffff819271e0 t ch7xxx_mode_valid
+ffffffff81927220 t ch7xxx_mode_set
+ffffffff81927490 t ch7xxx_detect
+ffffffff819275e0 t ch7xxx_get_hw_state
+ffffffff81927660 t ch7xxx_destroy
+ffffffff819276b0 t ch7xxx_dump_regs
+ffffffff81928000 t ivch_init
+ffffffff81928250 t ivch_dpms
+ffffffff819284a0 t ivch_mode_valid
+ffffffff819284e0 t ivch_mode_set
+ffffffff81928710 t ivch_detect
+ffffffff81928740 t ivch_get_hw_state
+ffffffff81928870 t ivch_destroy
+ffffffff819288c0 t ivch_dump_regs
+ffffffff81929000 t ns2501_init
+ffffffff81929130 t ns2501_dpms
+ffffffff819295d0 t ns2501_mode_valid
+ffffffff81929650 t ns2501_mode_set
+ffffffff81929da0 t ns2501_detect
+ffffffff81929dd0 t ns2501_get_hw_state
+ffffffff81929e60 t ns2501_destroy
+ffffffff8192a000 t sil164_init
+ffffffff8192a130 t sil164_dpms
+ffffffff8192a200 t sil164_mode_valid
+ffffffff8192a230 t sil164_mode_set
+ffffffff8192a260 t sil164_detect
+ffffffff8192a2f0 t sil164_get_hw_state
+ffffffff8192a380 t sil164_destroy
+ffffffff8192a3d0 t sil164_dump_regs
+ffffffff8192b000 t tfp410_init
+ffffffff8192b1d0 t tfp410_dpms
+ffffffff8192b2a0 t tfp410_mode_valid
+ffffffff8192b2d0 t tfp410_mode_set
+ffffffff8192b300 t tfp410_detect
+ffffffff8192b3a0 t tfp410_get_hw_state
+ffffffff8192b430 t tfp410_destroy
+ffffffff8192b480 t tfp410_dump_regs
+ffffffff8192c000 T intel_engine_init_cmd_parser
+ffffffff8192c610 t gen7_render_get_cmd_length_mask
+ffffffff8192c670 t gen7_bsd_get_cmd_length_mask
+ffffffff8192c6e0 t gen7_blt_get_cmd_length_mask
+ffffffff8192c720 t gen9_blt_get_cmd_length_mask
+ffffffff8192c760 T intel_engine_cleanup_cmd_parser
+ffffffff8192c830 T intel_engine_cmd_parser
+ffffffff8192d330 T i915_cmd_parser_get_version
+ffffffff8192e000 T __i915_printk
+ffffffff8192e070 T i915_get_bridge_dev
+ffffffff8192e0f0 T i915_driver_load
+ffffffff8192ec00 T i915_reset
+ffffffff8192ef40 T i915_reset_engine
+ffffffff8192f0b0 T vlv_force_gfx_clock
+ffffffff8192f1a0 T intagpsubmatch
+ffffffff8192f1f0 T intagp_print
+ffffffff8192f240 T inteldrm_wsioctl
+ffffffff8192f3a0 T inteldrm_wsmmap
+ffffffff8192f3d0 T inteldrm_alloc_screen
+ffffffff8192f400 T inteldrm_free_screen
+ffffffff8192f420 T inteldrm_show_screen
+ffffffff8192f4f0 T inteldrm_load_font
+ffffffff8192f510 T inteldrm_list_font
+ffffffff8192f530 T inteldrm_scrollback
+ffffffff8192f550 T inteldrm_getchar
+ffffffff8192f570 T inteldrm_burner
+ffffffff8192f5f0 T inteldrm_enter_ddb
+ffffffff8192f650 T inteldrm_doswitch
+ffffffff8192f6e0 T inteldrm_burner_cb
+ffffffff8192f700 T inteldrm_backlight_update_status
+ffffffff8192f750 T inteldrm_backlight_get_brightness
+ffffffff8192f7a0 T inteldrm_match
+ffffffff8192f820 T inteldrm_attach
+ffffffff8192fbb0 T inteldrm_detach
+ffffffff8192fbe0 T inteldrm_activate
+ffffffff81931580 T inteldrm_intr
+ffffffff819315d0 T inteldrm_attachhook
+ffffffff81931810 T inteldrm_forcedetach
+ffffffff81931850 T inteldrm_init_backlight
+ffffffff81931a30 T inteldrm_native_backlight
+ffffffff81931b10 T inteldrm_firmware_backlight
+ffffffff81931c10 t i915_engines_cleanup
+ffffffff81931d10 t intel_pch_match
+ffffffff81931d60 t intel_pch_type
+ffffffff81932180 t i915_driver_open
+ffffffff81932190 t i915_driver_postclose
+ffffffff819321f0 t i915_driver_lastclose
+ffffffff81932200 t i915_getparam_ioctl
+ffffffff81932850 t i915_gem_reject_pin_ioctl
+ffffffff81932880 t vlv_wait_for_pw_status
+ffffffff81933000 T i915_mutex_lock_interruptible
+ffffffff819331c0 T i915_gem_park
+ffffffff81933290 T i915_gem_unpark
+ffffffff81933440 T i915_gem_get_aperture_ioctl
+ffffffff81933520 T i915_gem_object_unbind
+ffffffff819335f0 T i915_gem_object_set_to_cpu_domain
+ffffffff819336f0 T i915_gem_object_wait_priority
+ffffffff81933910 T i915_gem_object_wait
+ffffffff81933cf0 T i915_gem_object_alloc
+ffffffff81933d10 T i915_gem_object_free
+ffffffff81933d30 T i915_gem_dumb_create
+ffffffff81933e10 T i915_gem_create_ioctl
+ffffffff81933f40 T i915_gem_flush_ggtt_writes
+ffffffff81933fa0 T i915_gem_obj_prepare_shmem_read
+ffffffff81934150 t flush_write_domain
+ffffffff819342d0 T i915_gem_obj_prepare_shmem_write
+ffffffff819344a0 T i915_gem_pread_ioctl
+ffffffff81934ee0 T i915_gem_pwrite_ioctl
+ffffffff81935af0 T i915_gem_set_domain_ioctl
+ffffffff81935d50 T i915_gem_object_set_to_wc_domain
+ffffffff81935f20 T i915_gem_object_set_to_gtt_domain
+ffffffff819360e0 t i915_gem_object_bump_inactive_ggtt
+ffffffff81936260 T i915_gem_sw_finish_ioctl
+ffffffff81936330 T i915_gem_object_flush_if_display
+ffffffff819363c0 T i915_gem_mmap_ioctl
+ffffffff819365a0 T i915_gem_mmap_gtt_version
+ffffffff819365d0 T i915_gem_fault
+ffffffff81936d40 T i915_gem_object_ggtt_pin
+ffffffff81936d70 T i915_gem_release_mmap
+ffffffff81936db0 t __i915_gem_object_release_mmap
+ffffffff81936f50 T i915_gem_runtime_suspend
+ffffffff81937030 T i915_gem_mmap_gtt
+ffffffff81937150 T i915_gem_mmap_gtt_ioctl
+ffffffff81937170 T __i915_gem_object_invalidate
+ffffffff81937250 T __i915_gem_object_put_pages
+ffffffff81937350 t __i915_gem_object_unset_pages
+ffffffff81937490 T __i915_gem_object_set_pages
+ffffffff819377b0 T __i915_gem_object_get_pages
+ffffffff81937910 T i915_gem_object_pin_map
+ffffffff81937db0 T i915_gem_find_active_request
+ffffffff81937ea0 T i915_gem_reset_prepare_engine
+ffffffff81937f10 T i915_gem_reset_prepare
+ffffffff81937fe0 T i915_gem_reset_engine
+ffffffff81938300 T i915_gem_reset
+ffffffff81938460 T i915_gem_reset_finish_engine
+ffffffff81938490 T i915_gem_reset_finish
+ffffffff81938670 T i915_gem_set_wedged
+ffffffff81938c30 t nop_submit_request
+ffffffff81938c50 t nop_complete_submit_request
+ffffffff81938ca0 T i915_gem_unset_wedged
+ffffffff81938de0 T i915_gem_close_object
+ffffffff81939020 T __i915_gem_object_release_unless_active
+ffffffff81939080 T i915_gem_wait_ioctl
+ffffffff819392a0 T i915_gem_wait_for_idle
+ffffffff81939670 t wait_for_timeline
+ffffffff81939810 T i915_gem_object_set_cache_level
+ffffffff81939a00 T i915_gem_get_caching_ioctl
+ffffffff81939a80 T i915_gem_set_caching_ioctl
+ffffffff81939bf0 T i915_gem_object_pin_to_display_plane
+ffffffff81939d40 T i915_gem_object_unpin_from_display_plane
+ffffffff81939e50 T i915_gem_object_pin
+ffffffff8193a0b0 t i915_ggtt_offset
+ffffffff8193a200 T i915_gem_busy_ioctl
+ffffffff8193a380 T i915_gem_throttle_ioctl
+ffffffff8193a570 T i915_gem_madvise_ioctl
+ffffffff8193a8f0 T i915_gem_object_init
+ffffffff8193aa70 t frontbuffer_retire
+ffffffff8193aab0 T i915_gem_object_create
+ffffffff8193ab80 T i915_gem_free_object
+ffffffff8193acf0 T i915_gem_sanitize
+ffffffff8193adb0 T i915_gem_suspend
+ffffffff8193af40 t assert_kernel_context_is_current
+ffffffff8193b210 T i915_gem_suspend_late
+ffffffff8193b2e0 T i915_gem_resume
+ffffffff8193b3a0 T i915_gem_init_hw
+ffffffff8193bb30 T i915_gem_init_swizzling
+ffffffff8193bca0 T i915_gem_init
+ffffffff8193c350 T i915_gem_cleanup_engines
+ffffffff8193c450 T i915_gem_fini
+ffffffff8193c610 T i915_gem_init_mmio
+ffffffff8193c620 T i915_gem_load_init_fences
+ffffffff8193c720 T i915_gem_init_early
+ffffffff8193ca50 t i915_gem_retire_work_handler
+ffffffff8193cb10 t i915_gem_idle_work_handler
+ffffffff8193cfc0 T i915_gem_cleanup_early
+ffffffff8193d0d0 T i915_gem_freeze
+ffffffff8193d110 T i915_gem_freeze_late
+ffffffff8193d220 T i915_gem_release
+ffffffff8193d270 T i915_gem_open
+ffffffff8193d340 T i915_gem_track_fb
+ffffffff8193d3e0 T i915_gem_object_create_from_data
+ffffffff8193d430 T i915_gem_object_get_sg
+ffffffff8193d760 T i915_gem_object_get_page
+ffffffff8193d800 T i915_gem_object_get_dirty_page
+ffffffff8193d8b0 T i915_gem_object_get_dma_address
+ffffffff8193d8f0 T i915_gem_object_attach_phys
+ffffffff8193dc70 t __fence_set_priority
+ffffffff8193dd90 t i915_gem_object_wait_fence
+ffffffff8193df00 t i915_gem_object_get_pages_gtt
+ffffffff8193e2b0 t i915_gem_object_put_pages_gtt
+ffffffff8193e3f0 t i915_gem_object_pwrite_gtt
+ffffffff8193e570 t __i915_gem_object_release_shmem
+ffffffff8193e650 t __i915_gem_free_objects
+ffffffff8193ed00 t __i915_gem_free_work
+ffffffff8193edb0 t __delayed_work_tick
+ffffffff8193edd0 t __sleep_work
+ffffffff8193ee20 t i915_gem_object_get_pages_phys
+ffffffff8193f0a0 t i915_gem_object_put_pages_phys
+ffffffff8193f2e0 t i915_gem_object_release_phys
+ffffffff81940000 T i915_gem_batch_pool_init
+ffffffff81940060 T i915_gem_batch_pool_fini
+ffffffff81940160 T i915_gem_batch_pool_get
+ffffffff81941000 T i915_gem_clflush_object
+ffffffff81941440 t i915_clflush_notify
+ffffffff819414d0 t i915_clflush_work
+ffffffff81941750 t i915_clflush_get_driver_name
+ffffffff81941780 t i915_clflush_get_timeline_name
+ffffffff819417b0 t i915_clflush_enable_signaling
+ffffffff819417e0 t i915_clflush_release
+ffffffff81942000 T i915_gem_context_release
+ffffffff81942080 T i915_gem_context_create_gvt
+ffffffff819420b0 T i915_gem_context_create_kernel
+ffffffff81942150 t i915_gem_create_context
+ffffffff819425f0 T i915_gem_contexts_init
+ffffffff81942850 t contexts_free_worker
+ffffffff819428c0 T i915_gem_contexts_lost
+ffffffff81942980 T i915_gem_contexts_fini
+ffffffff81942a40 T i915_gem_context_open
+ffffffff81942b10 T i915_gem_context_close
+ffffffff81942b50 t context_idr_cleanup
+ffffffff81942b90 T i915_gem_switch_to_kernel_context
+ffffffff81942ed0 T i915_gem_context_create_ioctl
+ffffffff81942fd0 T i915_gem_context_destroy_ioctl
+ffffffff81943120 T i915_gem_context_getparam_ioctl
+ffffffff81943280 T i915_gem_context_setparam_ioctl
+ffffffff819434c0 T i915_gem_context_reset_stats_ioctl
+ffffffff81943570 t i915_gem_context_free
+ffffffff81943730 t kasprintf
+ffffffff81943810 t context_close
+ffffffff81944000 T i915_gem_prime_export
+ffffffff81944090 T i915_gem_prime_import
+ffffffff81945000 T i915_gem_evict_something
+ffffffff81945400 t ggtt_is_idle
+ffffffff81945510 T i915_gem_evict_for_node
+ffffffff81945860 T i915_gem_evict_vm
+ffffffff81946000 T i915_gem_execbuffer_ioctl
+ffffffff819462f0 t i915_gem_do_execbuffer
+ffffffff81947260 T i915_gem_execbuffer2_ioctl
+ffffffff81947620 t eb_release_vmas
+ffffffff81947790 t eb_lookup_vmas
+ffffffff81948670 t eb_relocate_vma
+ffffffff81948890 t eb_relocate_slow
+ffffffff81948fb0 t eb_relocate_entry
+ffffffff81949d10 t reloc_cache_reset
+ffffffff81949f40 t reloc_gpu_flush
+ffffffff8194b000 T i915_vma_put_fence
+ffffffff8194b040 t fence_update
+ffffffff8194b330 T i915_vma_pin_fence
+ffffffff8194b670 T i915_reserve_fence
+ffffffff8194b7b0 T i915_unreserve_fence
+ffffffff8194b800 T i915_gem_revoke_fences
+ffffffff8194b8c0 T i915_gem_restore_fences
+ffffffff8194ba90 t fence_write
+ffffffff8194c150 T i915_gem_detect_bit_6_swizzle
+ffffffff8194c420 T i915_gem_object_do_bit_17_swizzle
+ffffffff8194ca50 T i915_gem_object_save_bit_17_swizzle
+ffffffff8194d000 T intel_sanitize_enable_ppgtt
+ffffffff8194d150 T gen6_ppgtt_pin
+ffffffff8194d290 T gen6_ppgtt_unpin
+ffffffff8194d3c0 T i915_ppgtt_init_hw
+ffffffff8194da70 T i915_ppgtt_create
+ffffffff8194eb70 T i915_ppgtt_close
+ffffffff8194ebf0 T i915_ppgtt_release
+ffffffff8194ed90 t i915_address_space_fini
+ffffffff8194ee20 T i915_check_and_clear_faults
+ffffffff8194ef90 T i915_gem_suspend_gtt_mappings
+ffffffff8194f010 T i915_gem_gtt_prepare_pages
+ffffffff8194f040 T i915_gem_gtt_finish_pages
+ffffffff8194f0c0 T i915_gem_init_aliasing_ppgtt
+ffffffff8194f240 t ggtt_bind_vma
+ffffffff8194f2e0 t aliasing_gtt_bind_vma
+ffffffff8194f3e0 t ggtt_unbind_vma
+ffffffff8194f430 t aliasing_gtt_unbind_vma
+ffffffff8194f4f0 T i915_gem_fini_aliasing_ppgtt
+ffffffff8194f570 T i915_gem_init_ggtt
+ffffffff8194f6c0 T i915_ggtt_cleanup_hw
+ffffffff8194f880 T intel_ppat_get
+ffffffff8194fb20 t __alloc_ppat_entry
+ffffffff8194fc20 T intel_ppat_put
+ffffffff8194fd00 T i915_ggtt_probe_hw
+ffffffff819505c0 T i915_ggtt_init_hw
+ffffffff819507b0 t i915_address_space_init
+ffffffff819508c0 t i915_gtt_color_adjust
+ffffffff81950910 T i915_ggtt_enable_hw
+ffffffff81950960 T i915_ggtt_enable_guc
+ffffffff81950a10 t gen6_ggtt_invalidate
+ffffffff81950a40 t guc_ggtt_invalidate
+ffffffff81950a90 T i915_ggtt_disable_guc
+ffffffff81950b10 T i915_gem_restore_gtt_mappings
+ffffffff81950d40 T i915_gem_gtt_reserve
+ffffffff81950fa0 T i915_gem_gtt_insert
+ffffffff81951500 t gen6_alloc_va_range
+ffffffff81951850 t gen6_ppgtt_clear_range
+ffffffff819519d0 t gen6_ppgtt_insert_entries
+ffffffff81951bb0 t gen6_ppgtt_cleanup
+ffffffff81951cc0 t gen6_dump_ppgtt
+ffffffff81951d40 t ppgtt_bind_vma
+ffffffff81951dd0 t ppgtt_unbind_vma
+ffffffff81951e00 t ppgtt_set_pages
+ffffffff81951eb0 t clear_pages
+ffffffff81951f70 t setup_page_dma
+ffffffff81952550 t vm_free_pages_release
+ffffffff81952710 t pd_vma_bind
+ffffffff819529a0 t pd_vma_unbind
+ffffffff81952aa0 t pd_vma_set_pages
+ffffffff81952ad0 t pd_vma_clear_pages
+ffffffff81952b50 t gen8_ppgtt_alloc_4lvl
+ffffffff81952d60 t gen8_ppgtt_insert_4lvl
+ffffffff81953270 t gen8_ppgtt_clear_4lvl
+ffffffff81953420 t gen8_ppgtt_alloc_3lvl
+ffffffff81953440 t gen8_ppgtt_insert_3lvl
+ffffffff81953510 t gen8_ppgtt_clear_3lvl
+ffffffff81953530 t gen8_ppgtt_notify_vgt
+ffffffff81953710 t gen8_ppgtt_cleanup
+ffffffff819538d0 t gen8_dump_ppgtt
+ffffffff81953be0 t alloc_pdp
+ffffffff81953da0 t gen8_ppgtt_alloc_pdp
+ffffffff81954480 t free_pdp
+ffffffff81954550 t gen8_ppgtt_clear_pdp
+ffffffff81954790 t gen8_ppgtt_clear_pd
+ffffffff81954b30 t gen8_ppgtt_insert_pte_entries
+ffffffff81954df0 t gen8_ppgtt_cleanup_3lvl
+ffffffff81954f70 t __free_ppat_entry
+ffffffff81955080 t i915_ggtt_insert_page
+ffffffff819550b0 t i915_ggtt_insert_entries
+ffffffff819550f0 t i915_ggtt_clear_range
+ffffffff81955110 t i915_gmch_remove
+ffffffff81955120 t gmch_ggtt_invalidate
+ffffffff81955130 t ggtt_set_pages
+ffffffff819552f0 t intel_rotate_pages
+ffffffff81955650 t intel_partial_pages
+ffffffff819557f0 t gen6_ggtt_clear_range
+ffffffff819559c0 t gen6_ggtt_insert_page
+ffffffff81955a70 t gen6_ggtt_insert_entries
+ffffffff81955c00 t gen6_gmch_remove
+ffffffff81955c20 t iris_pte_encode
+ffffffff81955c70 t hsw_pte_encode
+ffffffff81955cc0 t byt_pte_encode
+ffffffff81955d10 t ivb_pte_encode
+ffffffff81955d90 t snb_pte_encode
+ffffffff81955e10 t ggtt_probe_common
+ffffffff81956010 t gen8_ggtt_insert_page
+ffffffff819560b0 t nop_clear_range
+ffffffff819560e0 t gen8_ggtt_clear_range
+ffffffff819562b0 t gen8_ggtt_insert_entries
+ffffffff81956400 t cnl_private_pat_update_hw
+ffffffff81956550 t bdw_private_pat_match
+ffffffff819565a0 t bdw_private_pat_update_hw
+ffffffff81956740 t chv_private_pat_match
+ffffffff81957000 T i915_gem_object_create_internal
+ffffffff81957130 t i915_gem_object_get_pages_internal
+ffffffff81957390 t i915_gem_object_put_pages_internal
+ffffffff819573e0 t internal_free_pages
+ffffffff81958000 T i915_gem_object_set_cache_coherency
+ffffffff81959000 T i915_gem_render_state_emit
+ffffffff8195a000 T i915_gem_shrink
+ffffffff8195a400 T i915_gem_shrink_all
+ffffffff8195a460 T i915_gem_shrinker_register
+ffffffff8195a4f0 t i915_gem_shrinker_scan
+ffffffff8195a640 t i915_gem_shrinker_count
+ffffffff8195a7e0 T i915_gem_shrinker_unregister
+ffffffff8195a800 T i915_gem_shrinker_taints_mutex
+ffffffff8195b000 T i915_gem_stolen_insert_node_in_range
+ffffffff8195b0f0 T i915_gem_stolen_insert_node
+ffffffff8195b1c0 T i915_gem_stolen_remove_node
+ffffffff8195b200 T i915_gem_cleanup_stolen
+ffffffff8195b240 T i915_gem_init_stolen
+ffffffff8195b870 T i915_gem_object_create_stolen
+ffffffff8195b9c0 t _i915_gem_object_create_stolen
+ffffffff8195ba80 T i915_gem_object_create_stolen_for_preallocated
+ffffffff8195bea0 t i915_gem_object_get_pages_stolen
+ffffffff8195bff0 t i915_gem_object_put_pages_stolen
+ffffffff8195c020 t i915_gem_object_release_stolen
+ffffffff8195d000 T i915_gem_fence_size
+ffffffff8195d170 T i915_gem_fence_alignment
+ffffffff8195d200 T i915_gem_object_set_tiling
+ffffffff8195d9c0 T i915_gem_set_tiling_ioctl
+ffffffff8195dbb0 T i915_gem_get_tiling_ioctl
+ffffffff8195e000 T i915_gem_userptr_ioctl
+ffffffff8195e030 T i915_gem_init_userptr
+ffffffff8195e130 T i915_gem_cleanup_userptr
+ffffffff8195f000 T i915_gemfs_init
+ffffffff8195f030 T i915_gemfs_fini
+ffffffff81960000 T i915_error_printf
+ffffffff81960070 t i915_error_vprintf
+ffffffff819601d0 T i915_error_state_to_str
+ffffffff81961aa0 t print_error_buffers
+ffffffff81961ca0 t i915_error_puts
+ffffffff81961dc0 T i915_error_state_buf_init
+ffffffff81961ed0 T __i915_gpu_state_free
+ffffffff81962a60 T i915_capture_gpu_state
+ffffffff81964450 T i915_capture_error_state
+ffffffff81964720 T i915_first_error_state
+ffffffff81964780 T i915_reset_error_state
+ffffffff81964810 t __i915_printfn_error
+ffffffff81964830 t i915_error_object_create
+ffffffff81964b30 t record_request
+ffffffff81964ce0 t capture_error_bo
+ffffffff81965000 T i915_hotplug_interrupt_update
+ffffffff819650b0 T ilk_update_display_irq
+ffffffff819651b0 T gen5_enable_gt_irq
+ffffffff81965240 T gen5_disable_gt_irq
+ffffffff81965290 T gen6_unmask_pm_irq
+ffffffff819653a0 T gen6_mask_pm_irq
+ffffffff819654b0 T gen11_reset_rps_interrupts
+ffffffff819655a0 T gen6_reset_rps_interrupts
+ffffffff81965680 T gen6_enable_rps_interrupts
+ffffffff81965910 T gen6_disable_rps_interrupts
+ffffffff81965c00 T gen9_reset_guc_interrupts
+ffffffff81965d20 T gen9_enable_guc_interrupts
+ffffffff81965f50 T gen9_disable_guc_interrupts
+ffffffff819660d0 T bdw_update_pipe_irq
+ffffffff819661e0 T ibx_display_interrupt_update
+ffffffff819662b0 T i915_pipestat_enable_mask
+ffffffff819663f0 T i915_enable_pipestat
+ffffffff81966520 T i915_disable_pipestat
+ffffffff81966640 T intel_get_crtc_scanline
+ffffffff819666a0 t __intel_get_crtc_scanline
+ffffffff819668a0 T gen6_rps_reset_ei
+ffffffff819668f0 T i915_handle_error
+ffffffff81967120 T gen8_irq_power_well_post_enable
+ffffffff819672d0 T gen8_irq_power_well_pre_disable
+ffffffff81967430 T valleyview_enable_display_irqs
+ffffffff819674a0 t vlv_display_irq_reset
+ffffffff819676c0 t vlv_display_irq_postinstall
+ffffffff81967960 T valleyview_disable_display_irqs
+ffffffff819679b0 T intel_irq_init
+ffffffff81967ed0 t gen6_pm_rps_work
+ffffffff81968300 t ivybridge_parity_work
+ffffffff81968690 t g4x_get_vblank_counter
+ffffffff819686d0 t i915_get_vblank_counter
+ffffffff81968810 t i915_get_crtc_scanoutpos
+ffffffff81968a90 t cherryview_irq_handler
+ffffffff81968de0 t cherryview_irq_reset
+ffffffff81968f20 t cherryview_irq_postinstall
+ffffffff81968fd0 t i965_enable_vblank
+ffffffff819690d0 t i965_disable_vblank
+ffffffff819691b0 t i915_hpd_irq_setup
+ffffffff819692a0 t valleyview_irq_handler
+ffffffff819695d0 t valleyview_irq_reset
+ffffffff81969660 t valleyview_irq_postinstall
+ffffffff81969700 t gen11_irq_handler
+ffffffff81969b50 t gen11_irq_reset
+ffffffff8196a250 t gen11_irq_postinstall
+ffffffff8196a6b0 t gen8_enable_vblank
+ffffffff8196a7b0 t gen8_disable_vblank
+ffffffff8196a870 t gen11_hpd_irq_setup
+ffffffff8196ab10 t gen8_irq_handler
+ffffffff8196ac50 t gen8_irq_reset
+ffffffff8196b060 t gen8_irq_postinstall
+ffffffff8196b380 t bxt_hpd_irq_setup
+ffffffff8196b540 t spt_hpd_irq_setup
+ffffffff8196b730 t ilk_hpd_irq_setup
+ffffffff8196bb80 t ironlake_irq_handler
+ffffffff8196c6b0 t ironlake_irq_reset
+ffffffff8196c820 t ironlake_irq_postinstall
+ffffffff8196cdd0 t ironlake_enable_vblank
+ffffffff8196cee0 t ironlake_disable_vblank
+ffffffff8196cfb0 t i8xx_irq_reset
+ffffffff8196d110 t i8xx_irq_postinstall
+ffffffff8196d3a0 t i8xx_irq_handler
+ffffffff8196d5f0 t i8xx_enable_vblank
+ffffffff8196d6f0 t i8xx_disable_vblank
+ffffffff8196d7d0 t i915_irq_reset
+ffffffff8196d9e0 t i915_irq_postinstall
+ffffffff8196ddf0 t i915_irq_handler
+ffffffff8196e170 t i965_irq_reset
+ffffffff8196e370 t i965_irq_postinstall
+ffffffff8196e810 t i965_irq_handler
+ffffffff8196ec20 T intel_irq_fini
+ffffffff8196ec60 T intel_irq_install
+ffffffff8196ec90 T intel_irq_uninstall
+ffffffff8196ece0 T intel_runtime_pm_disable_interrupts
+ffffffff8196ed30 T intel_runtime_pm_enable_interrupts
+ffffffff8196ed80 t wedge_me
+ffffffff8196ede0 t __delayed_work_tick
+ffffffff8196ee00 t kasprintf
+ffffffff8196eed0 t i9xx_pipestat_irq_ack
+ffffffff8196f030 t gen8_gt_irq_handler
+ffffffff8196f300 t i9xx_hpd_irq_handler
+ffffffff8196f4e0 t valleyview_pipestat_irq_handler
+ffffffff8196f5d0 t gen6_rps_irq_handler
+ffffffff8196f770 t notify_ring
+ffffffff8196fa20 t i9xx_pipe_crc_irq_handler
+ffffffff8196fb50 t gmbus_irq_handler
+ffffffff8196fbd0 t gen8_gt_irq_reset
+ffffffff8196fec0 t gen8_gt_irq_postinstall
+ffffffff819702d0 t snb_gt_irq_handler
+ffffffff81970460 t gen5_gt_irq_reset
+ffffffff81970610 t gen5_gt_irq_postinstall
+ffffffff819708d0 t gen8_de_irq_handler
+ffffffff81971550 t ilk_hpd_irq_handler
+ffffffff81971680 t cpt_irq_handler
+ffffffff81971880 t ibx_hpd_irq_handler
+ffffffff819719e0 t gen8_de_irq_postinstall
+ffffffff81972170 t ibx_irq_reset
+ffffffff81973000 T i915_memcpy_from_wc
+ffffffff81973030 T i915_memcpy_init_early
+ffffffff81974000 T i915_params_dump
+ffffffff81974460 t _print_param
+ffffffff81975000 T i915_oa_init_reg_state
+ffffffff81975140 T i915_perf_open_ioctl
+ffffffff81975360 T i915_perf_register
+ffffffff81975380 T i915_perf_unregister
+ffffffff819753f0 T i915_perf_add_config_ioctl
+ffffffff81975440 T i915_perf_remove_config_ioctl
+ffffffff819755e0 T i915_perf_init
+ffffffff819758d0 t gen7_is_valid_b_counter_addr
+ffffffff81975920 t hsw_is_valid_mux_addr
+ffffffff819759a0 t gen7_init_oa_buffer
+ffffffff81975aa0 t hsw_enable_metric_set
+ffffffff81975c10 t hsw_disable_metric_set
+ffffffff81975cf0 t gen7_oa_enable
+ffffffff81975e60 t gen7_oa_disable
+ffffffff81975ef0 t gen7_oa_read
+ffffffff81976380 t gen7_oa_hw_tail_read
+ffffffff819763d0 t gen8_init_oa_buffer
+ffffffff81976500 t gen8_oa_enable
+ffffffff81976640 t gen8_oa_disable
+ffffffff819766d0 t gen8_oa_read
+ffffffff81976c00 t gen8_oa_hw_tail_read
+ffffffff81976c50 t gen8_is_valid_mux_addr
+ffffffff81976cc0 t gen8_is_valid_flex_addr
+ffffffff81976d40 t chv_is_valid_mux_addr
+ffffffff81976da0 t gen8_enable_metric_set
+ffffffff81976ec0 t gen8_disable_metric_set
+ffffffff81976f20 t gen10_is_valid_mux_addr
+ffffffff81976f90 t gen10_disable_metric_set
+ffffffff81976ff0 t oa_poll_check_timer_cb
+ffffffff81977030 T i915_perf_fini
+ffffffff81977110 t destroy_config
+ffffffff819771b0 t i915_ggtt_offset
+ffffffff81977300 t gen8_configure_all_contexts
+ffffffff81978000 T i915_query_ioctl
+ffffffff81978100 t query_topology_info
+ffffffff81979000 t i915_fence_get_driver_name
+ffffffff81979030 t i915_fence_get_timeline_name
+ffffffff819790d0 t i915_fence_enable_signaling
+ffffffff81979130 t i915_fence_signaled
+ffffffff819791e0 t i915_fence_wait
+ffffffff81979240 t i915_fence_release
+ffffffff819792b0 T i915_gem_set_global_seqno
+ffffffff819792f0 t reset_all_global_seqno
+ffffffff81979510 T i915_gem_retire_noop
+ffffffff81979540 T i915_request_retire_upto
+ffffffff81979630 t i915_request_retire
+ffffffff81979f60 T __i915_request_submit
+ffffffff8197a1d0 T i915_request_submit
+ffffffff8197a210 T __i915_request_unsubmit
+ffffffff8197a3f0 T i915_request_unsubmit
+ffffffff8197a430 T i915_request_alloc
+ffffffff8197ab60 t submit_notify
+ffffffff8197abf0 T i915_request_await_dma_fence
+ffffffff8197b000 T i915_request_await_object
+ffffffff8197b210 T i915_request_skip
+ffffffff8197b2c0 T i915_request_add
+ffffffff8197b790 T i915_request_wait
+ffffffff8197be90 t __i915_spin_request
+ffffffff8197c090 T i915_retire_requests
+ffffffff8197d000 T i915_save_state
+ffffffff8197d400 T i915_restore_state
+ffffffff8197e000 T __i915_sw_fence_init
+ffffffff8197e090 T i915_sw_fence_commit
+ffffffff8197e0d0 T i915_sw_fence_await_sw_fence
+ffffffff8197e0e0 t __i915_sw_fence_await_sw_fence
+ffffffff8197e300 T i915_sw_fence_await_sw_fence_gfp
+ffffffff8197e320 T i915_sw_fence_await_dma_fence
+ffffffff8197e680 t dma_i915_sw_fence_wake
+ffffffff8197e6e0 t irq_i915_sw_fence_work
+ffffffff8197e750 t timer_i915_sw_fence_wake
+ffffffff8197e820 t dma_i915_sw_fence_wake_timer
+ffffffff8197e890 T i915_sw_fence_await_reservation
+ffffffff8197eaa0 t __i915_sw_fence_complete
+ffffffff8197ec20 t i915_sw_fence_wake
+ffffffff8197f000 T i915_syncmap_init
+ffffffff8197f030 T i915_syncmap_is_later
+ffffffff8197f1d0 T i915_syncmap_set
+ffffffff8197f300 t __sync_set
+ffffffff8197f850 T i915_syncmap_free
+ffffffff8197f8a0 t __sync_free
+ffffffff81980000 T i915_timeline_init
+ffffffff819800a0 T i915_timelines_park
+ffffffff81980100 T i915_timeline_fini
+ffffffff819801a0 T i915_timeline_create
+ffffffff819802a0 T __i915_timeline_free
+ffffffff81981000 T i915_check_vgpu
+ffffffff81981060 T intel_vgpu_has_full_48bit_ppgtt
+ffffffff81981090 T intel_vgt_deballoon
+ffffffff819811a0 T intel_vgt_balloon
+ffffffff81982000 T i915_vma_instance
+ffffffff819827c0 t vma_lookup
+ffffffff819828d0 T i915_vma_bind
+ffffffff81982ab0 T i915_vma_pin_iomap
+ffffffff81982d40 T i915_vma_flush_writes
+ffffffff81982d90 T i915_vma_unpin_iomap
+ffffffff81982f30 T i915_vma_unpin_and_release
+ffffffff81983100 T i915_vma_close
+ffffffff819831d0 T i915_vma_misplaced
+ffffffff819832b0 T __i915_vma_set_map_and_fenceable
+ffffffff81983430 T i915_gem_valid_gtt_space
+ffffffff81983540 T __i915_vma_do_pin
+ffffffff81984050 t i915_vma_remove
+ffffffff81984350 T i915_vma_reopen
+ffffffff819843b0 T i915_vma_destroy
+ffffffff81984750 T i915_vma_unbind
+ffffffff81984d20 T i915_vma_parked
+ffffffff81984e10 T i915_vma_revoke_mmap
+ffffffff81984fa0 T i915_vma_move_to_active
+ffffffff819856d0 t i915_vma_last_retire
+ffffffff819856e0 t __i915_vma_retire
+ffffffff81985a70 t i915_vma_retire
+ffffffff81986000 T intel_digital_connector_atomic_get_property
+ffffffff81986080 T intel_digital_connector_atomic_set_property
+ffffffff81986100 T intel_digital_connector_atomic_check
+ffffffff819861c0 T intel_digital_connector_duplicate_state
+ffffffff81986240 T intel_crtc_duplicate_state
+ffffffff819862e0 T intel_crtc_destroy_state
+ffffffff819862f0 T intel_atomic_setup_scalers
+ffffffff81986600 T intel_atomic_state_alloc
+ffffffff81986680 T intel_atomic_state_clear
+ffffffff81987000 T intel_create_plane_state
+ffffffff81987060 T intel_plane_duplicate_state
+ffffffff81987100 T intel_plane_destroy_state
+ffffffff81987140 T intel_plane_atomic_check_with_state
+ffffffff81987320 t intel_plane_atomic_check
+ffffffff819873a0 t intel_plane_atomic_update
+ffffffff81987410 T intel_plane_atomic_get_property
+ffffffff81987440 T intel_plane_atomic_set_property
+ffffffff81988000 T intel_audio_codec_enable
+ffffffff81988190 T intel_audio_codec_disable
+ffffffff81988290 T intel_init_audio_hooks
+ffffffff81988340 t g4x_audio_codec_enable
+ffffffff81988580 t g4x_audio_codec_disable
+ffffffff81988610 t ilk_audio_codec_enable
+ffffffff81988930 t ilk_audio_codec_disable
+ffffffff81988a70 t hsw_audio_codec_enable
+ffffffff81988f60 t hsw_audio_codec_disable
+ffffffff81989060 T i915_audio_component_init
+ffffffff81989090 T i915_audio_component_cleanup
+ffffffff819890b0 T intel_audio_init
+ffffffff819890c0 T intel_audio_deinit
+ffffffff8198a000 T intel_bios_is_valid_vbt
+ffffffff8198a080 T intel_bios_init
+ffffffff8198bfe0 T intel_bios_cleanup
+ffffffff8198c0f0 T intel_bios_is_tv_present
+ffffffff8198c190 T intel_bios_is_lvds_present
+ffffffff8198c280 T intel_bios_is_port_present
+ffffffff8198c350 T intel_bios_is_port_edp
+ffffffff8198c3f0 T intel_bios_is_port_dp_dual_mode
+ffffffff8198c4a0 T intel_bios_is_dsi_present
+ffffffff8198c520 T intel_bios_is_port_hpd_inverted
+ffffffff8198c660 T intel_bios_is_lspcon_present
+ffffffff8198c740 t fill_detail_timing_data
+ffffffff8198d000 T intel_engine_wakeup
+ffffffff8198d090 T __intel_engine_disarm_breadcrumbs
+ffffffff8198d210 T intel_engine_pin_breadcrumbs_irq
+ffffffff8198d330 T intel_engine_unpin_breadcrumbs_irq
+ffffffff8198d3f0 T intel_engine_disarm_breadcrumbs
+ffffffff8198d640 t missed_breadcrumb
+ffffffff8198d6f0 T intel_engine_add_wait
+ffffffff8198d780 t __intel_engine_add_wait
+ffffffff8198dda0 T intel_engine_remove_wait
+ffffffff8198de60 t __intel_engine_remove_wait
+ffffffff8198e1e0 T intel_engine_enable_signaling
+ffffffff8198e350 T intel_engine_cancel_signaling
+ffffffff8198e410 T intel_engine_init_breadcrumbs
+ffffffff8198e510 t intel_breadcrumbs_fake_irq
+ffffffff8198e640 t intel_breadcrumbs_hangcheck
+ffffffff8198e780 t intel_breadcrumbs_signaler
+ffffffff8198ebe0 T intel_engine_reset_breadcrumbs
+ffffffff8198ed00 T intel_engine_fini_breadcrumbs
+ffffffff8198f000 T skl_init_cdclk
+ffffffff8198f1b0 t skl_set_cdclk
+ffffffff8198f700 T skl_uninit_cdclk
+ffffffff8198f7b0 T bxt_init_cdclk
+ffffffff8198f970 t bxt_set_cdclk
+ffffffff8198fd00 T bxt_uninit_cdclk
+ffffffff8198fd90 T icl_init_cdclk
+ffffffff8198ffb0 T intel_update_cdclk
+ffffffff81990030 T intel_dump_cdclk_state
+ffffffff81990060 t icl_calc_cdclk_pll_vco
+ffffffff81990170 t icl_set_cdclk
+ffffffff81990360 T icl_uninit_cdclk
+ffffffff81990450 T cnl_init_cdclk
+ffffffff819905d0 t cnl_set_cdclk
+ffffffff81990820 T cnl_uninit_cdclk
+ffffffff819908a0 T intel_cdclk_needs_modeset
+ffffffff819908e0 T intel_cdclk_changed
+ffffffff81990930 T intel_set_cdclk
+ffffffff81990a40 T intel_crtc_compute_min_cdclk
+ffffffff81990cb0 T intel_update_max_cdclk
+ffffffff81991050 T intel_update_rawclk
+ffffffff81991230 T intel_init_cdclk_hooks
+ffffffff81991550 t chv_set_cdclk
+ffffffff81991860 t vlv_modeset_calc_cdclk
+ffffffff81991b00 t vlv_set_cdclk
+ffffffff81991ff0 t bdw_set_cdclk
+ffffffff819924d0 t bdw_modeset_calc_cdclk
+ffffffff819926e0 t bxt_modeset_calc_cdclk
+ffffffff81992a90 t skl_modeset_calc_cdclk
+ffffffff81992d70 t cnl_modeset_calc_cdclk
+ffffffff81993320 t icl_modeset_calc_cdclk
+ffffffff81993a80 t icl_get_cdclk
+ffffffff81993c20 t cnl_get_cdclk
+ffffffff81993d80 t skl_get_cdclk
+ffffffff81993f70 t bxt_get_cdclk
+ffffffff819940d0 t bdw_get_cdclk
+ffffffff819941b0 t hsw_get_cdclk
+ffffffff81994270 t vlv_get_cdclk
+ffffffff81994320 t fixed_400mhz_get_cdclk
+ffffffff81994350 t fixed_450mhz_get_cdclk
+ffffffff81994380 t gm45_get_cdclk
+ffffffff819944e0 t g33_get_cdclk
+ffffffff81994660 t i965gm_get_cdclk
+ffffffff819947c0 t pnv_get_cdclk
+ffffffff81994850 t i945gm_get_cdclk
+ffffffff819948c0 t i915gm_get_cdclk
+ffffffff81994930 t fixed_333mhz_get_cdclk
+ffffffff81994960 t fixed_266mhz_get_cdclk
+ffffffff81994990 t i85x_get_cdclk
+ffffffff81994a10 t fixed_200mhz_get_cdclk
+ffffffff81994a40 t fixed_133mhz_get_cdclk
+ffffffff81994a70 t cnl_cdclk_pll_disable
+ffffffff81994bc0 t cnl_cdclk_pll_enable
+ffffffff81995000 T intel_color_set_csc
+ffffffff81995040 T intel_color_load_luts
+ffffffff81995060 T intel_color_check
+ffffffff81995120 T intel_color_init
+ffffffff81995240 t cherryview_load_csc_matrix
+ffffffff81995600 t cherryview_load_luts
+ffffffff819958f0 t ilk_load_csc_matrix
+ffffffff81996140 t haswell_load_luts
+ffffffff81996220 t broadwell_load_luts
+ffffffff81996530 t glk_load_luts
+ffffffff81996760 t i9xx_load_luts
+ffffffff81996780 t i9xx_load_luts_internal
+ffffffff819969a0 t bdw_load_gamma_lut
+ffffffff81997000 T intel_crt_port_enabled
+ffffffff81997080 T intel_crt_reset
+ffffffff81997130 T intel_crt_init
+ffffffff81997510 t hsw_crt_get_config
+ffffffff819975c0 t hsw_crt_compute_config
+ffffffff81997650 t hsw_pre_pll_enable_crt
+ffffffff819976a0 t hsw_pre_enable_crt
+ffffffff81997720 t hsw_enable_crt
+ffffffff81997890 t hsw_disable_crt
+ffffffff819978e0 t hsw_post_disable_crt
+ffffffff81997a30 t pch_crt_compute_config
+ffffffff81997a70 t pch_disable_crt
+ffffffff81997aa0 t pch_post_disable_crt
+ffffffff81997b80 t intel_crt_compute_config
+ffffffff81997bb0 t intel_disable_crt
+ffffffff81997c90 t intel_crt_get_config
+ffffffff81997d30 t intel_crt_get_hw_state
+ffffffff81997df0 t intel_enable_crt
+ffffffff81997ed0 t intel_crt_destroy
+ffffffff81997f00 t intel_spurious_crt_detect_dmi_callback
+ffffffff81997f30 t intel_crt_get_modes
+ffffffff819980e0 t intel_crt_detect
+ffffffff819989b0 t intel_crt_mode_valid
+ffffffff81998a90 t intel_crt_detect_ddc
+ffffffff81999000 T intel_csr_load_program
+ffffffff81999250 T intel_csr_ucode_init
+ffffffff81999370 t csr_load_work_fn
+ffffffff819997f0 T intel_csr_ucode_suspend
+ffffffff81999860 T intel_csr_ucode_resume
+ffffffff819998b0 T intel_csr_ucode_fini
+ffffffff8199a000 T hsw_fdi_link_train
+ffffffff8199a550 t intel_prepare_dp_ddi_buffers
+ffffffff8199a860 T intel_ddi_set_pipe_settings
+ffffffff8199a970 T intel_ddi_set_vc_payload_alloc
+ffffffff8199aa20 T intel_ddi_enable_transcoder_func
+ffffffff8199acb0 T intel_ddi_disable_transcoder_func
+ffffffff8199ad90 T intel_ddi_toggle_hdcp_signalling
+ffffffff8199aef0 T intel_ddi_connector_get_hw_state
+ffffffff8199b000 T intel_ddi_get_hw_state
+ffffffff8199b210 T intel_ddi_enable_pipe_clock
+ffffffff8199b330 T intel_ddi_disable_pipe_clock
+ffffffff8199b390 T intel_ddi_dp_voltage_max
+ffffffff8199b690 t intel_ddi_get_buf_trans_edp
+ffffffff8199b8c0 T intel_ddi_dp_pre_emphasis_max
+ffffffff8199b8f0 T bxt_signal_levels
+ffffffff8199ba10 t icl_ddi_vswing_sequence
+ffffffff8199bfc0 t cnl_ddi_vswing_sequence
+ffffffff8199c850 T ddi_signal_levels
+ffffffff8199c900 t skl_ddi_set_iboost
+ffffffff8199cd80 T icl_map_plls_to_ports
+ffffffff8199cf60 T icl_unmap_plls_to_ports
+ffffffff8199d090 T intel_ddi_fdi_post_disable
+ffffffff8199d1d0 t intel_disable_ddi_buf
+ffffffff8199d360 t intel_ddi_clk_disable
+ffffffff8199d4e0 T intel_ddi_prepare_link_retrain
+ffffffff8199d740 T intel_ddi_compute_min_voltage_level
+ffffffff8199d7a0 T intel_ddi_get_config
+ffffffff8199e100 T intel_ddi_init
+ffffffff8199e580 t intel_ddi_hotplug
+ffffffff8199e890 t intel_ddi_compute_output_type
+ffffffff8199e910 t intel_ddi_compute_config
+ffffffff8199ea00 t intel_enable_ddi
+ffffffff8199ec60 t bxt_ddi_pre_pll_enable
+ffffffff8199ec80 t intel_ddi_pre_enable
+ffffffff8199f770 t intel_disable_ddi
+ffffffff8199f840 t intel_ddi_post_disable
+ffffffff8199f9d0 t intel_ddi_get_power_domains
+ffffffff8199fa70 t cnl_calc_wrpll_link
+ffffffff8199fc00 t intel_ddi_clk_select
+ffffffff819a0000 T intel_platform_name
+ffffffff819a0090 T intel_device_info_dump_flags
+ffffffff819a0800 T intel_device_info_dump_runtime
+ffffffff819a0b80 T intel_device_info_dump
+ffffffff819a0c30 T intel_device_info_dump_topology
+ffffffff819a0e60 T intel_device_info_runtime_init
+ffffffff819a3030 T intel_driver_caps_print
+ffffffff819a3090 T intel_device_info_init_mmio
+ffffffff819a4000 T vlv_get_hpll_vco
+ffffffff819a4070 T vlv_get_cck_clock
+ffffffff819a4130 T vlv_get_cck_clock_hpll
+ffffffff819a4230 T chv_calc_dpll_params
+ffffffff819a42f0 T bxt_find_best_dpll
+ffffffff819a4310 t chv_find_best_dpll
+ffffffff819a4610 T intel_crtc_active
+ffffffff819a4670 T intel_pipe_to_cpu_transcoder
+ffffffff819a46b0 T assert_pll
+ffffffff819a4790 T assert_dsi_pll
+ffffffff819a4870 T assert_fdi_rx_pll
+ffffffff819a4930 T assert_panel_unlocked
+ffffffff819a4b10 T assert_pipe
+ffffffff819a4c90 T assert_pch_transcoder_disabled
+ffffffff819a4d20 T vlv_wait_port_ready
+ffffffff819a4e50 T lpt_disable_pch_transcoder
+ffffffff819a4f20 T intel_crtc_pch_transcoder
+ffffffff819a4f60 T intel_fb_align_height
+ffffffff819a4fe0 T intel_rotation_info_size
+ffffffff819a5020 T intel_pin_and_fence_fb_obj
+ffffffff819a5260 T intel_unpin_fb_vma
+ffffffff819a5310 T intel_fb_xy_to_linear
+ffffffff819a5350 T intel_add_fb_offsets
+ffffffff819a53c0 T intel_compute_tile_offset
+ffffffff819a5580 t _intel_compute_tile_offset
+ffffffff819a5790 T skl_format_to_fourcc
+ffffffff819a5810 T skl_check_plane_surface
+ffffffff819a5ff0 T i9xx_check_plane_surface
+ffffffff819a6110 T skl_plane_stride
+ffffffff819a61e0 T skl_plane_ctl
+ffffffff819a6510 T glk_plane_color_ctl
+ffffffff819a65a0 T intel_prepare_reset
+ffffffff819a6760 T intel_finish_reset
+ffffffff819a69c0 t __intel_display_resume
+ffffffff819a6b00 T intel_pps_unlock_regs_wa
+ffffffff819a6bd0 T intel_modeset_init_hw
+ffffffff819a6c60 T intel_has_pending_fb_unpin
+ffffffff819a6d50 T lpt_disable_iclkip
+ffffffff819a6dc0 T lpt_get_iclkip
+ffffffff819a6ec0 T skl_scaler_calc_phase
+ffffffff819a6f20 T skl_update_scaler_crtc
+ffffffff819a6f90 t skl_update_scaler
+ffffffff819a7140 T hsw_enable_ips
+ffffffff819a7290 T hsw_disable_ips
+ffffffff819a73d0 T intel_port_is_tc
+ffffffff819a7410 T intel_port_to_tc
+ffffffff819a7450 T intel_port_to_power_domain
+ffffffff819a74b0 T intel_display_suspend
+ffffffff819a7520 T intel_encoder_destroy
+ffffffff819a7550 T intel_connector_init
+ffffffff819a75b0 T intel_connector_alloc
+ffffffff819a7630 T intel_connector_free
+ffffffff819a7670 T intel_connector_get_hw_state
+ffffffff819a76c0 T hsw_crtc_state_ips_capable
+ffffffff819a7770 T intel_link_compute_m_n
+ffffffff819a7910 T intel_dp_set_m_n
+ffffffff819a7a60 t intel_cpu_transcoder_set_m_n
+ffffffff819a7d60 T vlv_force_pll_on
+ffffffff819a7ee0 t chv_prepare_pll
+ffffffff819a81d0 t chv_enable_pll
+ffffffff819a84b0 t vlv_prepare_pll
+ffffffff819a8820 t vlv_enable_pll
+ffffffff819a8a00 T vlv_force_pll_off
+ffffffff819a8ae0 t chv_disable_pll
+ffffffff819a8c10 T intel_mode_from_pipe_config
+ffffffff819a8cb0 T intel_init_pch_refclk
+ffffffff819a9130 t lpt_init_pch_refclk
+ffffffff819a97b0 T ironlake_get_lanes_required
+ffffffff819a9810 T intel_dp_get_m_n
+ffffffff819a9960 t intel_cpu_transcoder_get_m_n
+ffffffff819a9cc0 T hsw_enable_pc8
+ffffffff819aa5a0 t lpt_disable_clkout_dp
+ffffffff819aa680 T hsw_disable_pc8
+ffffffff819aaa80 T intel_framebuffer_create
+ffffffff819aab10 t intel_framebuffer_init
+ffffffff819ab800 T intel_get_load_detect_pipe
+ffffffff819abba0 T intel_release_load_detect_pipe
+ffffffff819abc00 T intel_dotclock_calculate
+ffffffff819abc50 T intel_encoder_current_mode
+ffffffff819abe20 T intel_plane_atomic_calc_changes
+ffffffff819ac400 T intel_crtc_get_vblank_counter
+ffffffff819ac450 T intel_prepare_plane_fb
+ffffffff819ac870 t add_rps_boost_after_vblank
+ffffffff819ac9d0 T intel_cleanup_plane_fb
+ffffffff819acad0 T skl_max_scale
+ffffffff819acbd0 T intel_crtc_arm_fifo_underrun
+ffffffff819acc70 T intel_plane_destroy
+ffffffff819acca0 T skl_plane_has_planar
+ffffffff819acd30 T intel_get_pipe_from_connector
+ffffffff819acdc0 T intel_get_pipe_from_crtc_id_ioctl
+ffffffff819ace40 T intel_init_display_hooks
+ffffffff819ad0e0 t haswell_get_pipe_config
+ffffffff819adbf0 t skylake_get_initial_plane_config
+ffffffff819adff0 t haswell_crtc_compute_clock
+ffffffff819ae140 t haswell_crtc_enable
+ffffffff819aef40 t haswell_crtc_disable
+ffffffff819af2b0 t i9xx_get_initial_plane_config
+ffffffff819af600 t ironlake_get_pipe_config
+ffffffff819af9f0 t ironlake_crtc_compute_clock
+ffffffff819afcf0 t ironlake_crtc_enable
+ffffffff819b12e0 t ironlake_crtc_disable
+ffffffff819b1d00 t i9xx_get_pipe_config
+ffffffff819b2410 t chv_crtc_compute_clock
+ffffffff819b2500 t valleyview_crtc_enable
+ffffffff819b2a00 t i9xx_crtc_disable
+ffffffff819b2f90 t vlv_crtc_compute_clock
+ffffffff819b34a0 t g4x_crtc_compute_clock
+ffffffff819b35e0 t i9xx_crtc_enable
+ffffffff819b3d80 t pnv_crtc_compute_clock
+ffffffff819b4110 t i9xx_crtc_compute_clock
+ffffffff819b4200 t i8xx_crtc_compute_clock
+ffffffff819b4430 t ironlake_fdi_link_train
+ffffffff819b4850 t gen6_fdi_link_train
+ffffffff819b4eb0 t ivb_manual_fdi_link_train
+ffffffff819b54f0 t skl_update_crtcs
+ffffffff819b57a0 t intel_update_crtcs
+ffffffff819b5840 T intel_modeset_init
+ffffffff819b75a0 t intel_atomic_helper_free_state_worker
+ffffffff819b7620 t i915_disable_vga
+ffffffff819b76e0 t intel_modeset_setup_hw_state
+ffffffff819b88a0 T i830_enable_pipe
+ffffffff819b8de0 T i830_disable_pipe
+ffffffff819b9040 T i915_redisable_vga_power_on
+ffffffff819b90c0 T i915_redisable_vga
+ffffffff819b9160 T intel_display_resume
+ffffffff819b9260 T intel_connector_register
+ffffffff819b9270 T intel_connector_unregister
+ffffffff819b9290 T intel_modeset_cleanup
+ffffffff819b93f0 T intel_connector_attach_encoder
+ffffffff819b9410 T intel_modeset_vga_set_state
+ffffffff819b9500 T intel_display_capture_error_state
+ffffffff819b9ac0 T intel_display_print_error_state
+ffffffff819b9e70 t intel_PLL_is_valid
+ffffffff819b9f70 t intel_tile_width_bytes
+ffffffff819ba100 t skl_max_plane_width
+ffffffff819ba1f0 t _intel_adjust_tile_offset
+ffffffff819ba420 t do_rps_boost
+ffffffff819ba510 t intel_user_framebuffer_destroy
+ffffffff819ba720 t intel_user_framebuffer_create_handle
+ffffffff819ba770 t intel_user_framebuffer_dirty
+ffffffff819ba7e0 t intel_get_pipe_timings
+ffffffff819baa50 t intel_set_pipe_timings
+ffffffff819badf0 t skylake_pfit_enable
+ffffffff819baf40 t intel_enable_pipe
+ffffffff819bb390 t ironlake_pch_transcoder_set_timings
+ffffffff819bb650 t intel_disable_pipe
+ffffffff819bb840 t i9xx_crtc_clock_get
+ffffffff819bbb10 t g4x_find_best_dpll
+ffffffff819bbe60 t assert_pch_dp_disabled
+ffffffff819bbf60 t assert_pch_hdmi_disabled
+ffffffff819bc060 t i9xx_set_pipeconf
+ffffffff819bc230 t i9xx_pfit_enable
+ffffffff819bc370 t i9xx_compute_dpll
+ffffffff819bc4f0 t i9xx_find_best_dpll
+ffffffff819bc7e0 t intel_update_crtc
+ffffffff819bc8d0 t intel_pre_plane_update
+ffffffff819bcba0 t intel_user_framebuffer_create
+ffffffff819bcc90 t intel_get_format_info
+ffffffff819bcd30 t intel_mode_valid
+ffffffff819bce20 t intel_atomic_check
+ffffffff819bde80 t intel_atomic_commit
+ffffffff819be1d0 t intel_atomic_state_free
+ffffffff819be200 t intel_dump_pipe_config
+ffffffff819be390 t intel_pipe_config_compare
+ffffffff819c0350 t pipe_config_err
+ffffffff819c0400 t intel_atomic_commit_ready
+ffffffff819c0480 t intel_atomic_commit_work
+ffffffff819c0490 t intel_atomic_commit_tail
+ffffffff819c1a80 t modeset_get_crtc_power_domains
+ffffffff819c1bb0 t intel_atomic_cleanup_work
+ffffffff819c1c70 t verify_connector_state
+ffffffff819c1f00 t verify_single_dpll_state
+ffffffff819c2240 t quirk_ssc_force_disable
+ffffffff819c2270 t quirk_invert_brightness
+ffffffff819c22a0 t quirk_backlight_present
+ffffffff819c22d0 t quirk_increase_t12_delay
+ffffffff819c2300 t quirk_increase_ddi_disabled_time
+ffffffff819c2330 t intel_dmi_reverse_brightness
+ffffffff819c2360 t intel_check_primary_plane
+ffffffff819c2720 t i9xx_update_plane
+ffffffff819c2a60 t i9xx_disable_plane
+ffffffff819c2b20 t i9xx_plane_get_hw_state
+ffffffff819c2bf0 t skl_plane_format_mod_supported
+ffffffff819c2d20 t intel_plane_ggtt_offset
+ffffffff819c2e90 t i965_plane_format_mod_supported
+ffffffff819c2f20 t i8xx_plane_format_mod_supported
+ffffffff819c2fa0 t i845_update_cursor
+ffffffff819c31f0 t i845_disable_cursor
+ffffffff819c3320 t i845_cursor_get_hw_state
+ffffffff819c33b0 t i845_check_cursor
+ffffffff819c3480 t i9xx_update_cursor
+ffffffff819c3780 t i9xx_disable_cursor
+ffffffff819c3790 t i9xx_cursor_get_hw_state
+ffffffff819c3870 t i9xx_check_cursor
+ffffffff819c3a60 t intel_check_cursor
+ffffffff819c3b50 t intel_legacy_cursor_update
+ffffffff819c4000 t intel_cursor_format_mod_supported
+ffffffff819c4040 t intel_crtc_destroy
+ffffffff819c4070 t intel_crtc_atomic_check
+ffffffff819c4380 t intel_begin_crtc_commit
+ffffffff819c4860 t intel_finish_crtc_commit
+ffffffff819c4930 t intel_plane_disable_noatomic
+ffffffff819c4a40 t wait_for_pipe_scanline_moving
+ffffffff819c5000 T intel_dp_is_edp
+ffffffff819c5030 T intel_dp_max_lane_count
+ffffffff819c5060 T intel_dp_link_required
+ffffffff819c50a0 T intel_dp_max_data_rate
+ffffffff819c50d0 T intel_dp_get_link_train_fallback_values
+ffffffff819c5230 T intel_dp_pack_aux
+ffffffff819c52a0 T intel_power_sequencer_reset
+ffffffff819c53d0 T intel_dp_source_supports_hbr2
+ffffffff819c5410 T intel_dp_source_supports_hbr3
+ffffffff819c5450 T intel_dp_max_link_rate
+ffffffff819c54f0 T intel_dp_rate_select
+ffffffff819c5560 T intel_dp_compute_rate
+ffffffff819c5600 T intel_dp_compute_config
+ffffffff819c5c70 T intel_dp_set_link_params
+ffffffff819c5cb0 T intel_edp_panel_vdd_on
+ffffffff819c5d90 t edp_panel_vdd_on
+ffffffff819c6020 T intel_edp_panel_on
+ffffffff819c60c0 t edp_panel_on
+ffffffff819c6310 T intel_edp_panel_off
+ffffffff819c64f0 T intel_edp_backlight_on
+ffffffff819c6560 t _intel_edp_backlight_on
+ffffffff819c6770 T intel_edp_backlight_off
+ffffffff819c67e0 t _intel_edp_backlight_off
+ffffffff819c69f0 T intel_dp_sink_dpms
+ffffffff819c6b30 T intel_dp_port_enabled
+ffffffff819c6c90 T intel_dp_get_link_status
+ffffffff819c6ce0 T intel_dp_voltage_max
+ffffffff819c6d70 T intel_dp_pre_emphasis_max
+ffffffff819c6e10 T intel_dp_set_signal_levels
+ffffffff819c7190 T intel_dp_program_link_training_pattern
+ffffffff819c7360 T intel_dp_set_idle_link_train
+ffffffff819c7460 T intel_dp_read_dpcd
+ffffffff819c74d0 T intel_dp_retrain_link
+ffffffff819c7740 T intel_digital_port_connected
+ffffffff819c7a10 T intel_dp_encoder_destroy
+ffffffff819c7b10 t edp_panel_vdd_off_sync
+ffffffff819c7cd0 T intel_dp_encoder_suspend
+ffffffff819c7db0 T intel_dp_encoder_reset
+ffffffff819c7f60 t vlv_active_pipe
+ffffffff819c80c0 t intel_dp_pps_init
+ffffffff819c8320 T intel_dp_hpd_pulse
+ffffffff819c8580 t intel_dp_check_mst_status
+ffffffff819c8710 T intel_dp_is_port_edp
+ffffffff819c8760 T intel_edp_drrs_enable
+ffffffff819c8830 T intel_edp_drrs_disable
+ffffffff819c8930 t intel_dp_set_drrs_state
+ffffffff819c8ab0 T intel_edp_drrs_invalidate
+ffffffff819c8bb0 T intel_edp_drrs_flush
+ffffffff819c8d20 T intel_dp_init_connector
+ffffffff819c9cd0 t intel_dp_modeset_retry_work_fn
+ffffffff819c9d30 t edp_panel_vdd_work
+ffffffff819c9da0 T intel_dp_init
+ffffffff819ca050 t intel_dp_hotplug
+ffffffff819ca120 t intel_dp_get_hw_state
+ffffffff819ca2e0 t intel_dp_get_config
+ffffffff819ca500 t chv_dp_pre_pll_enable
+ffffffff819ca530 t chv_pre_enable_dp
+ffffffff819ca570 t vlv_enable_dp
+ffffffff819ca5e0 t vlv_disable_dp
+ffffffff819ca6f0 t chv_post_disable_dp
+ffffffff819ca740 t chv_dp_post_pll_disable
+ffffffff819ca750 t vlv_dp_pre_pll_enable
+ffffffff819ca780 t vlv_pre_enable_dp
+ffffffff819ca7c0 t vlv_post_disable_dp
+ffffffff819ca7d0 t g4x_pre_enable_dp
+ffffffff819caa80 t g4x_enable_dp
+ffffffff819cab10 t g4x_disable_dp
+ffffffff819cac20 t g4x_post_disable_dp
+ffffffff819cae00 T intel_dp_mst_suspend
+ffffffff819cae80 T intel_dp_mst_resume
+ffffffff819caf10 t wait_panel_power_cycle
+ffffffff819cb080 t wait_panel_status
+ffffffff819cb1e0 t intel_pps_readout_hw_state
+ffffffff819cb3c0 t intel_pps_get_registers
+ffffffff819cb520 t vlv_power_sequencer_pipe
+ffffffff819cba70 t intel_dp_init_panel_power_sequencer_registers
+ffffffff819cbd40 t intel_dp_init_panel_power_sequencer
+ffffffff819cbf30 t intel_dp_get_dpcd
+ffffffff819cc0a0 t intel_dp_handle_test_request
+ffffffff819cc360 t intel_dp_set_common_rates
+ffffffff819cc490 t intel_dp_force
+ffffffff819cc5f0 t intel_dp_connector_register
+ffffffff819cc690 t intel_dp_connector_unregister
+ffffffff819cc6e0 t intel_dp_connector_destroy
+ffffffff819cc760 t intel_dp_get_modes
+ffffffff819cc820 t intel_dp_detect
+ffffffff819ccf40 t intel_dp_mode_valid
+ffffffff819cd0f0 t skl_aux_ctl_reg
+ffffffff819cd160 t skl_aux_data_reg
+ffffffff819cd1e0 t ilk_aux_ctl_reg
+ffffffff819cd260 t ilk_aux_data_reg
+ffffffff819cd2e0 t g4x_aux_ctl_reg
+ffffffff819cd360 t g4x_aux_data_reg
+ffffffff819cd3e0 t skl_get_aux_clock_divider
+ffffffff819cd410 t hsw_get_aux_clock_divider
+ffffffff819cd4a0 t ilk_get_aux_clock_divider
+ffffffff819cd500 t g4x_get_aux_clock_divider
+ffffffff819cd550 t skl_get_aux_send_ctl
+ffffffff819cd580 t g4x_get_aux_send_ctl
+ffffffff819cd5e0 t kasprintf
+ffffffff819cd6c0 t intel_dp_aux_transfer
+ffffffff819cd8a0 t intel_dp_aux_xfer
+ffffffff819ce1d0 t __delayed_work_tick
+ffffffff819ce1f0 t edp_notify_handler
+ffffffff819ce340 t intel_edp_backlight_power
+ffffffff819ce4c0 t intel_edp_drrs_downclock_work
+ffffffff819ce540 t intel_dp_hdcp_write_an_aksv
+ffffffff819ce650 t intel_dp_hdcp_read_bksv
+ffffffff819ce6c0 t intel_dp_hdcp_read_bstatus
+ffffffff819ce730 t intel_dp_hdcp_repeater_present
+ffffffff819ce7c0 t intel_dp_hdcp_read_ri_prime
+ffffffff819ce830 t intel_dp_hdcp_read_ksv_ready
+ffffffff819ce8c0 t intel_dp_hdcp_read_ksv_fifo
+ffffffff819ce9a0 t intel_dp_hdcp_read_v_prime_part
+ffffffff819cea30 t intel_dp_hdcp_toggle_signalling
+ffffffff819cea60 t intel_dp_hdcp_check_link
+ffffffff819ceae0 t intel_dp_hdcp_capable
+ffffffff819ceb70 t intel_dp_prepare
+ffffffff819cee40 t intel_enable_dp
+ffffffff819cf3c0 t intel_dp_link_down
+ffffffff819d0000 T intel_dp_aux_init_backlight_funcs
+ffffffff819d00a0 t intel_dp_aux_setup_backlight
+ffffffff819d01c0 t intel_dp_aux_enable_backlight
+ffffffff819d04f0 t intel_dp_aux_disable_backlight
+ffffffff819d05a0 t intel_dp_aux_set_backlight
+ffffffff819d0620 t intel_dp_aux_get_backlight
+ffffffff819d1000 T intel_dp_stop_link_train
+ffffffff819d1070 T intel_dp_start_link_train
+ffffffff819d14e0 t intel_get_adjust_train
+ffffffff819d2000 T intel_dp_mst_encoder_init
+ffffffff819d21c0 T intel_dp_mst_encoder_cleanup
+ffffffff819d2200 t intel_dp_add_mst_connector
+ffffffff819d2350 t intel_dp_register_mst_connector
+ffffffff819d2390 t intel_dp_destroy_mst_connector
+ffffffff819d23d0 t intel_dp_mst_hotplug
+ffffffff819d23f0 t intel_dp_mst_get_hw_state
+ffffffff819d2450 t intel_dp_mst_detect
+ffffffff819d24a0 t intel_dp_mst_connector_destroy
+ffffffff819d24f0 t intel_dp_mst_get_modes
+ffffffff819d2590 t intel_dp_mst_mode_valid
+ffffffff819d2670 t intel_mst_atomic_best_encoder
+ffffffff819d26b0 t intel_dp_mst_atomic_check
+ffffffff819d2760 t intel_dp_mst_compute_config
+ffffffff819d2910 t intel_mst_disable_dp
+ffffffff819d29c0 t intel_mst_post_disable_dp
+ffffffff819d2ab0 t intel_mst_pre_pll_enable_dp
+ffffffff819d2b10 t intel_mst_pre_enable_dp
+ffffffff819d2c40 t intel_mst_enable_dp
+ffffffff819d2d20 t intel_dp_mst_enc_get_hw_state
+ffffffff819d2d60 t intel_dp_mst_enc_get_config
+ffffffff819d2d80 t intel_dp_mst_encoder_destroy
+ffffffff819d3000 T bxt_port_to_phy_channel
+ffffffff819d3100 T bxt_ddi_phy_set_signal_level
+ffffffff819d34d0 T bxt_ddi_phy_is_enabled
+ffffffff819d35c0 T bxt_ddi_phy_uninit
+ffffffff819d36b0 T bxt_ddi_phy_init
+ffffffff819d38a0 t _bxt_ddi_phy_init
+ffffffff819d3e80 T bxt_ddi_phy_verify_state
+ffffffff819d4150 T bxt_ddi_phy_calc_lane_lat_optim_mask
+ffffffff819d41c0 T bxt_ddi_phy_set_lane_optim_mask
+ffffffff819d44b0 T bxt_ddi_phy_get_lane_lat_optim_mask
+ffffffff819d46c0 T chv_set_phy_signal_level
+ffffffff819d4a40 T chv_data_lane_soft_reset
+ffffffff819d4c20 T chv_phy_pre_pll_enable
+ffffffff819d4eb0 T chv_phy_pre_encoder_enable
+ffffffff819d5130 T chv_phy_release_cl2_override
+ffffffff819d51a0 T chv_phy_post_pll_disable
+ffffffff819d5240 T vlv_set_phy_signal_level
+ffffffff819d53b0 T vlv_phy_pre_pll_enable
+ffffffff819d54c0 T vlv_phy_pre_encoder_enable
+ffffffff819d55d0 T vlv_phy_reset_lanes
+ffffffff819d6000 T intel_get_shared_dpll_by_id
+ffffffff819d6040 T intel_get_shared_dpll_id
+ffffffff819d60d0 T assert_shared_dpll
+ffffffff819d61c0 T intel_prepare_shared_dpll
+ffffffff819d6350 T intel_enable_shared_dpll
+ffffffff819d6520 T intel_disable_shared_dpll
+ffffffff819d66c0 T intel_shared_dpll_swap_state
+ffffffff819d67a0 T icl_calc_dp_combo_pll_link
+ffffffff819d68e0 T intel_shared_dpll_init
+ffffffff819d6ae0 T intel_get_shared_dpll
+ffffffff819d6b40 T intel_release_shared_dpll
+ffffffff819d6c90 T intel_dpll_dump_hw_state
+ffffffff819d6cd0 t icl_get_dpll
+ffffffff819d7840 t icl_dump_hw_state
+ffffffff819d7870 t icl_pll_enable
+ffffffff819d7ca0 t icl_pll_disable
+ffffffff819d7e20 t icl_pll_get_hw_state
+ffffffff819d80f0 t cnl_ddi_calculate_wrpll
+ffffffff819d8430 t cnl_get_dpll
+ffffffff819d89e0 t cnl_dump_hw_state
+ffffffff819d8a10 t cnl_ddi_pll_enable
+ffffffff819d8bf0 t cnl_ddi_pll_disable
+ffffffff819d8d40 t cnl_ddi_pll_get_hw_state
+ffffffff819d8e30 t skl_get_dpll
+ffffffff819d9b10 t skl_dump_hw_state
+ffffffff819d9b40 t skl_ddi_dpll0_enable
+ffffffff819d9bf0 t skl_ddi_dpll0_disable
+ffffffff819d9c20 t skl_ddi_dpll0_get_hw_state
+ffffffff819d9d00 t skl_ddi_pll_enable
+ffffffff819d9ef0 t skl_ddi_pll_disable
+ffffffff819d9f80 t skl_ddi_pll_get_hw_state
+ffffffff819da0b0 t bxt_get_dpll
+ffffffff819da7b0 t bxt_dump_hw_state
+ffffffff819da7e0 t bxt_ddi_pll_enable
+ffffffff819db240 t bxt_ddi_pll_disable
+ffffffff819db3e0 t bxt_ddi_pll_get_hw_state
+ffffffff819db7e0 t hsw_get_dpll
+ffffffff819dc420 t hsw_dump_hw_state
+ffffffff819dc450 t hsw_ddi_wrpll_enable
+ffffffff819dc4c0 t hsw_ddi_wrpll_disable
+ffffffff819dc540 t hsw_ddi_wrpll_get_hw_state
+ffffffff819dc5e0 t hsw_ddi_spll_enable
+ffffffff819dc640 t hsw_ddi_spll_disable
+ffffffff819dc6b0 t hsw_ddi_spll_get_hw_state
+ffffffff819dc740 t hsw_ddi_lcpll_enable
+ffffffff819dc770 t hsw_ddi_lcpll_disable
+ffffffff819dc7a0 t hsw_ddi_lcpll_get_hw_state
+ffffffff819dc7d0 t ibx_get_dpll
+ffffffff819dcaa0 t ibx_dump_hw_state
+ffffffff819dcad0 t ibx_pch_dpll_prepare
+ffffffff819dcb40 t ibx_pch_dpll_enable
+ffffffff819dcca0 t ibx_pch_dpll_disable
+ffffffff819dcd70 t ibx_pch_dpll_get_hw_state
+ffffffff819dd000 T intel_dsi_dcs_init_backlight_funcs
+ffffffff819dd0a0 t dcs_setup_backlight
+ffffffff819dd0e0 t dcs_enable_backlight
+ffffffff819dd4a0 t dcs_disable_backlight
+ffffffff819dd870 t dcs_set_backlight
+ffffffff819dd9f0 t dcs_get_backlight
+ffffffff819de000 T intel_dsi_vbt_exec_sequence
+ffffffff819de190 T intel_dsi_vbt_get_modes
+ffffffff819de1f0 T intel_dsi_vbt_init
+ffffffff819de7b0 t mipi_exec_send_packet
+ffffffff819de8d0 t mipi_exec_delay
+ffffffff819de910 t mipi_exec_gpio
+ffffffff819deb20 t mipi_exec_i2c
+ffffffff819deb50 t mipi_exec_spi
+ffffffff819deb80 t mipi_exec_pmic
+ffffffff819df000 T intel_dvo_init
+ffffffff819df470 t intel_disable_dvo
+ffffffff819df510 t intel_enable_dvo
+ffffffff819df5f0 t intel_dvo_get_hw_state
+ffffffff819df650 t intel_dvo_get_config
+ffffffff819df6f0 t intel_dvo_compute_config
+ffffffff819df750 t intel_dvo_pre_enable
+ffffffff819df820 t intel_dvo_connector_get_hw_state
+ffffffff819df8a0 t intel_dvo_enc_destroy
+ffffffff819df8e0 t intel_dvo_detect
+ffffffff819df910 t intel_dvo_destroy
+ffffffff819df950 t intel_dvo_get_modes
+ffffffff819df9f0 t intel_dvo_mode_valid
+ffffffff819e0000 T intel_engines_init_mmio
+ffffffff819e0690 T intel_engines_init
+ffffffff819e0950 T intel_engine_init_global_seqno
+ffffffff819e0ab0 T intel_engine_setup_common
+ffffffff819e0b10 T intel_engine_create_scratch
+ffffffff819e0ce0 T intel_engine_cleanup_scratch
+ffffffff819e0d00 T intel_engine_init_common
+ffffffff819e1100 t __intel_context_unpin
+ffffffff819e1200 T intel_engine_cleanup_common
+ffffffff819e1450 T intel_engine_get_active_head
+ffffffff819e15c0 T intel_engine_get_last_batch_head
+ffffffff819e1730 T intel_engine_stop_cs
+ffffffff819e17d0 T i915_cache_level_str
+ffffffff819e1850 T intel_calculate_mcr_s_ss_select
+ffffffff819e18e0 T intel_engine_get_instdone
+ffffffff819e1b50 t read_subslice_reg
+ffffffff819e1d20 T intel_engine_is_idle
+ffffffff819e1ea0 T intel_engines_are_idle
+ffffffff819e1fa0 T intel_engine_has_kernel_context
+ffffffff819e2000 T intel_engines_reset_default_submission
+ffffffff819e2100 T intel_engines_sanitize
+ffffffff819e2230 T intel_engines_park
+ffffffff819e2570 T intel_engine_dump
+ffffffff819e3650 T intel_engines_unpark
+ffffffff819e36f0 T intel_engine_lost_context
+ffffffff819e37e0 T intel_engine_can_store_dword
+ffffffff819e3840 T intel_engines_has_context_isolation
+ffffffff819e3980 t print_request
+ffffffff819e3b20 t i915_ggtt_offset
+ffffffff819e3c70 T intel_engine_lookup_user
+ffffffff819e3cd0 T intel_enable_engine_stats
+ffffffff819e3e30 T intel_engine_get_busy_time
+ffffffff819e3f20 T intel_disable_engine_stats
+ffffffff819e5000 T intel_fbc_is_active
+ffffffff819e5030 T intel_fbc_cleanup_cfb
+ffffffff819e50e0 T intel_fbc_pre_update
+ffffffff819e5230 t intel_fbc_update_state_cache
+ffffffff819e5360 T intel_fbc_post_update
+ffffffff819e53f0 t __intel_fbc_post_update
+ffffffff819e6150 T intel_fbc_invalidate
+ffffffff819e6240 T intel_fbc_flush
+ffffffff819e6360 T intel_fbc_choose_crtc
+ffffffff819e6490 T intel_fbc_enable
+ffffffff819e69c0 T intel_fbc_disable
+ffffffff819e6a70 t __intel_fbc_disable
+ffffffff819e6b90 T intel_fbc_global_disable
+ffffffff819e6c30 T intel_fbc_reset_underrun
+ffffffff819e6cc0 T intel_fbc_handle_fifo_underrun_irq
+ffffffff819e6d20 T intel_fbc_init_pipe_state
+ffffffff819e6dc0 T intel_fbc_init
+ffffffff819e6f70 t intel_fbc_underrun_work_fn
+ffffffff819e7000 t intel_fbc_hw_deactivate
+ffffffff819e8000 T intel_fbdev_init
+ffffffff819e82b0 t intel_fbdev_suspend_worker
+ffffffff819e82e0 T intel_fbdev_initial_config_async
+ffffffff819e8360 T intel_fbdev_unregister
+ffffffff819e83b0 T intel_fbdev_fini
+ffffffff819e8470 T intel_fbdev_set_suspend
+ffffffff819e84a0 T intel_fbdev_output_poll_changed
+ffffffff819e8540 T intel_fbdev_restore_mode
+ffffffff819e85d0 t intelfb_create
+ffffffff819e89f0 t intel_fb_initial_config
+ffffffff819e9000 T intel_set_cpu_fifo_underrun_reporting
+ffffffff819e9290 T intel_set_pch_fifo_underrun_reporting
+ffffffff819e9410 T intel_cpu_fifo_underrun_irq_handler
+ffffffff819e94b0 T intel_pch_fifo_underrun_irq_handler
+ffffffff819e9510 T intel_check_cpu_fifo_underruns
+ffffffff819e96d0 T intel_check_pch_fifo_underruns
+ffffffff819ea000 T __intel_fb_obj_invalidate
+ffffffff819ea080 T __intel_fb_obj_flush
+ffffffff819ea160 T intel_frontbuffer_flip_prepare
+ffffffff819ea1b0 T intel_frontbuffer_flip_complete
+ffffffff819ea280 T intel_frontbuffer_flip
+ffffffff819eb000 T inteldrm_gmch_match
+ffffffff819eb060 T i915_alloc_ifp
+ffffffff819eb180 T i965_alloc_ifp
+ffffffff819eb2e0 T intel_gtt_chipset_setup
+ffffffff819eb440 T intel_enable_gtt
+ffffffff819eb490 T intel_gmch_probe
+ffffffff819eb4c0 T intel_gtt_get
+ffffffff819eb510 T intel_gtt_chipset_flush
+ffffffff819eb610 T intel_gmch_remove
+ffffffff819eb630 T intel_gtt_insert_sg_entries
+ffffffff819eb7f0 T intel_gtt_insert_page
+ffffffff819eb930 T intel_gtt_clear_range
+ffffffff819ec000 T intel_guc_init_send_regs
+ffffffff819ec0f0 T intel_guc_init_early
+ffffffff819ec180 T intel_guc_send_nop
+ffffffff819ec1d0 T intel_guc_to_host_event_handler_nop
+ffffffff819ec1f0 t gen8_guc_raise_irq
+ffffffff819ec220 T intel_guc_init_misc
+ffffffff819ec3e0 T intel_guc_fini_misc
+ffffffff819ec470 T intel_guc_init
+ffffffff819ec5e0 t guc_shared_data_destroy
+ffffffff819ec6b0 T intel_guc_fini
+ffffffff819ec6f0 T intel_guc_init_params
+ffffffff819ec9d0 T intel_guc_send_mmio
+ffffffff819ece50 T intel_guc_to_host_event_handler_mmio
+ffffffff819ecf30 T intel_guc_to_host_process_recv_msg
+ffffffff819ecf70 T intel_guc_sample_forcewake
+ffffffff819ecff0 T intel_guc_auth_huc
+ffffffff819ed040 T intel_guc_suspend
+ffffffff819ed0b0 t intel_guc_ggtt_offset
+ffffffff819ed2c0 T intel_guc_reset_engine
+ffffffff819ed390 T intel_guc_resume
+ffffffff819ed400 T intel_guc_allocate_vma
+ffffffff819ee000 T intel_guc_ads_create
+ffffffff819ee480 t intel_guc_ggtt_offset
+ffffffff819ee690 T intel_guc_ads_destroy
+ffffffff819ef000 T intel_guc_ct_init_early
+ffffffff819ef070 t ct_incoming_request_worker_func
+ffffffff819ef170 T intel_guc_ct_enable
+ffffffff819ef690 t intel_guc_send_ct
+ffffffff819f0070 t intel_guc_to_host_event_handler_ct
+ffffffff819f0660 T intel_guc_ct_disable
+ffffffff819f07b0 t ctch_fini
+ffffffff819f1000 T intel_guc_fw_init_early
+ffffffff819f10d0 T intel_guc_fw_upload
+ffffffff819f10f0 t guc_fw_xfer
+ffffffff819f2000 T intel_guc_log_init_early
+ffffffff819f2050 t capture_logs_work
+ffffffff819f2060 T intel_guc_log_create
+ffffffff819f2120 T intel_guc_log_destroy
+ffffffff819f2130 T intel_guc_log_set_level
+ffffffff819f22c0 T intel_guc_log_relay_enabled
+ffffffff819f22f0 T intel_guc_log_relay_open
+ffffffff819f2380 T intel_guc_log_relay_flush
+ffffffff819f2410 t guc_log_capture_logs
+ffffffff819f2500 T intel_guc_log_relay_close
+ffffffff819f2660 T intel_guc_log_handle_flush_event
+ffffffff819f3000 T intel_guc_submission_init
+ffffffff819f3710 t inject_preempt_context
+ffffffff819f3870 t guc_stage_desc_pool_destroy
+ffffffff819f3950 T intel_guc_submission_fini
+ffffffff819f3b50 T intel_guc_submission_enable
+ffffffff819f41c0 t guc_set_default_submission
+ffffffff819f4230 T intel_guc_submission_disable
+ffffffff819f4500 t guc_client_alloc
+ffffffff819f4ab0 t guc_client_free
+ffffffff819f4c50 t intel_guc_ggtt_offset
+ffffffff819f4e60 t create_doorbell
+ffffffff819f4f80 t __destroy_doorbell
+ffffffff819f5150 t guc_submission_tasklet
+ffffffff819f5ab0 t guc_submission_park
+ffffffff819f5ac0 t guc_submission_unpark
+ffffffff819f5ad0 t guc_reset_prepare
+ffffffff819f6000 T intel_engine_init_hangcheck
+ffffffff819f6050 T intel_hangcheck_init
+ffffffff819f60b0 t i915_hangcheck_elapsed
+ffffffff819f6800 t __delayed_work_tick
+ffffffff819f6820 t semaphore_passed
+ffffffff819f7000 T is_hdcp_supported
+ffffffff819f7050 T intel_hdcp_init
+ffffffff819f7120 t intel_hdcp_check_work
+ffffffff819f7190 t intel_hdcp_prop_work
+ffffffff819f7200 T intel_hdcp_enable
+ffffffff819f72c0 t _intel_hdcp_enable
+ffffffff819f8cd0 T intel_hdcp_disable
+ffffffff819f8d80 t _intel_hdcp_disable
+ffffffff819f8e90 T intel_hdcp_atomic_check
+ffffffff819f8f00 T intel_hdcp_check_link
+ffffffff819f9110 t __delayed_work_tick
+ffffffff819fa000 T enc_to_intel_hdmi
+ffffffff819fa030 T intel_dp_dual_mode_set_tmds_output
+ffffffff819fa0b0 T intel_hdmi_compute_config
+ffffffff819fa6a0 t hdmi_port_clock_valid
+ffffffff819fa800 T intel_hdmi_handle_sink_scrambling
+ffffffff819fa8a0 T intel_infoframe_init
+ffffffff819fa990 t vlv_write_infoframe
+ffffffff819fac20 t vlv_set_infoframes
+ffffffff819faf70 t vlv_infoframe_enabled
+ffffffff819fb030 t g4x_write_infoframe
+ffffffff819fb230 t g4x_set_infoframes
+ffffffff819fb520 t g4x_infoframe_enabled
+ffffffff819fb5b0 t hsw_write_infoframe
+ffffffff819fb9a0 t hsw_set_infoframes
+ffffffff819fbc80 t hsw_infoframe_enabled
+ffffffff819fbcf0 t ibx_write_infoframe
+ffffffff819fbf20 t ibx_set_infoframes
+ffffffff819fc250 t ibx_infoframe_enabled
+ffffffff819fc2f0 t cpt_write_infoframe
+ffffffff819fc520 t cpt_set_infoframes
+ffffffff819fc7f0 t cpt_infoframe_enabled
+ffffffff819fc860 T intel_hdmi_init_connector
+ffffffff819fcbd0 T intel_hdmi_init
+ffffffff819fcf10 t pch_disable_hdmi
+ffffffff819fcf50 t pch_post_disable_hdmi
+ffffffff819fcf60 t g4x_disable_hdmi
+ffffffff819fcfb0 t intel_hdmi_get_hw_state
+ffffffff819fd040 t intel_hdmi_get_config
+ffffffff819fd190 t chv_hdmi_pre_pll_enable
+ffffffff819fd1c0 t chv_hdmi_pre_enable
+ffffffff819fd320 t vlv_enable_hdmi
+ffffffff819fd350 t chv_hdmi_post_disable
+ffffffff819fd3a0 t chv_hdmi_post_pll_disable
+ffffffff819fd3b0 t vlv_hdmi_pre_pll_enable
+ffffffff819fd3e0 t vlv_hdmi_pre_enable
+ffffffff819fd540 t vlv_hdmi_post_disable
+ffffffff819fd550 t intel_hdmi_pre_enable
+ffffffff819fd5c0 t cpt_enable_hdmi
+ffffffff819fd7d0 t ibx_enable_hdmi
+ffffffff819fd9e0 t g4x_enable_hdmi
+ffffffff819fdae0 t intel_hdmi_set_gcp_infoframe
+ffffffff819fdc90 t intel_hdmi_set_avi_infoframe
+ffffffff819fddd0 t intel_hdmi_detect
+ffffffff819fde80 t intel_hdmi_force
+ffffffff819fdf10 t intel_hdmi_destroy
+ffffffff819fdf50 t intel_hdmi_set_edid
+ffffffff819fe120 t intel_hdmi_get_modes
+ffffffff819fe160 t intel_hdmi_mode_valid
+ffffffff819fe2f0 t intel_hdmi_hdcp_write_an_aksv
+ffffffff819fe430 t intel_hdmi_hdcp_read_bksv
+ffffffff819fe4f0 t intel_hdmi_hdcp_read_bstatus
+ffffffff819fe5b0 t intel_hdmi_hdcp_repeater_present
+ffffffff819fe680 t intel_hdmi_hdcp_read_ri_prime
+ffffffff819fe740 t intel_hdmi_hdcp_read_ksv_ready
+ffffffff819fe810 t intel_hdmi_hdcp_read_ksv_fifo
+ffffffff819fe8d0 t intel_hdmi_hdcp_read_v_prime_part
+ffffffff819fe9b0 t intel_hdmi_hdcp_toggle_signalling
+ffffffff819fea40 t intel_hdmi_hdcp_check_link
+ffffffff819fec10 t intel_disable_hdmi
+ffffffff819fee50 t intel_hdmi_prepare
+ffffffff819ff000 T intel_hpd_pin_default
+ffffffff819ff0c0 T intel_encoder_hotplug
+ffffffff819ff140 T intel_hpd_irq_handler
+ffffffff819ff430 T intel_hpd_init
+ffffffff819ff540 T intel_hpd_poll_init
+ffffffff819ff570 T intel_hpd_init_work
+ffffffff819ff640 t i915_hotplug_work_func
+ffffffff819ff850 t i915_digport_work_func
+ffffffff819ff9f0 t i915_hpd_poll_init_work
+ffffffff819ffb30 t intel_hpd_irq_storm_reenable_work
+ffffffff819ffc70 T intel_hpd_cancel_work
+ffffffff819ffd40 T intel_hpd_disable
+ffffffff819ffdd0 T intel_hpd_enable
+ffffffff819ffe40 t __delayed_work_tick
+ffffffff81a00000 T intel_huc_init_early
+ffffffff81a00010 T intel_huc_init_misc
+ffffffff81a00050 T intel_huc_auth
+ffffffff81a00410 T intel_huc_check_status
+ffffffff81a01000 T intel_huc_fw_init_early
+ffffffff81a010c0 T intel_huc_fw_upload
+ffffffff81a010e0 t huc_fw_xfer
+ffffffff81a02000 T intel_gmbus_is_valid_pin
+ffffffff81a02100 T intel_i2c_reset
+ffffffff81a02160 T intel_bb_set_bits
+ffffffff81a02280 T intel_bb_set_dir
+ffffffff81a022b0 T intel_bb_read_bits
+ffffffff81a02430 T intel_acquire_bus
+ffffffff81a02610 T intel_release_bus
+ffffffff81a027a0 T intel_send_start
+ffffffff81a027c0 T intel_send_stop
+ffffffff81a027e0 T intel_initiate_xfer
+ffffffff81a02800 T intel_read_byte
+ffffffff81a02820 T intel_write_byte
+ffffffff81a02840 T intel_gmbus_output_aksv
+ffffffff81a02910 t do_gmbus_xfer
+ffffffff81a02e00 T intel_setup_gmbus
+ffffffff81a032a0 T intel_gmbus_get_adapter
+ffffffff81a03410 T intel_gmbus_set_speed
+ffffffff81a03450 T intel_gmbus_force_bit
+ffffffff81a034a0 T intel_teardown_gmbus
+ffffffff81a034d0 t gmbus_xfer_read
+ffffffff81a03780 t gmbus_xfer_write
+ffffffff81a039a0 t gmbus_wait
+ffffffff81a03d50 t gmbus_wait_idle
+ffffffff81a03ed0 t gmbus_xfer
+ffffffff81a03fa0 t gmbus_func
+ffffffff81a04000 T intel_lpe_audio_irq_handler
+ffffffff81a04020 T intel_lpe_audio_init
+ffffffff81a04050 T intel_lpe_audio_teardown
+ffffffff81a04070 T intel_lpe_audio_notify
+ffffffff81a05000 T execlists_unwind_incomplete_requests
+ffffffff81a05040 t __unwind_incomplete_requests
+ffffffff81a05300 T execlists_user_begin
+ffffffff81a05330 T execlists_user_end
+ffffffff81a05360 T execlists_cancel_port_requests
+ffffffff81a054c0 t execlists_context_schedule_out
+ffffffff81a055f0 T intel_logical_ring_cleanup
+ffffffff81a05700 T intel_execlists_set_default_submission
+ffffffff81a057c0 t execlists_submit_request
+ffffffff81a059f0 t execlists_cancel_requests
+ffffffff81a05c50 t execlists_schedule
+ffffffff81a06220 t execlists_submission_tasklet
+ffffffff81a06250 t execlists_reset_prepare
+ffffffff81a063a0 T logical_render_ring_init
+ffffffff81a06850 t gen9_init_render_ring
+ffffffff81a068a0 t gen8_init_render_ring
+ffffffff81a06930 t gen8_init_rcs_context
+ffffffff81a069a0 t gen8_emit_flush_render
+ffffffff81a06b90 t gen8_emit_breadcrumb_rcs
+ffffffff81a06d70 t logical_ring_init
+ffffffff81a06f00 T logical_xcs_ring_init
+ffffffff81a07040 T intel_lr_context_resume
+ffffffff81a07220 t unwind_wa_tail
+ffffffff81a07320 t __execlists_submission_tasklet
+ffffffff81a07d70 t process_csb
+ffffffff81a082f0 t port_assign
+ffffffff81a08420 t nop_submission_tasklet
+ffffffff81a08450 t gen8_init_common_ring
+ffffffff81a085d0 t execlists_reset
+ffffffff81a08700 t execlists_reset_finish
+ffffffff81a087a0 t execlists_context_pin
+ffffffff81a08f50 t execlists_request_alloc
+ffffffff81a08ff0 t gen8_emit_flush
+ffffffff81a090d0 t gen8_emit_breadcrumb
+ffffffff81a092f0 t gen8_logical_ring_enable_irq
+ffffffff81a09370 t gen8_logical_ring_disable_irq
+ffffffff81a093a0 t gen8_emit_bb_start
+ffffffff81a09640 t execlists_init_reg_state
+ffffffff81a09ae0 t i915_ggtt_offset
+ffffffff81a09c30 t execlists_context_unpin
+ffffffff81a09df0 t execlists_context_destroy
+ffffffff81a09ee0 t gen10_init_indirectctx_bb
+ffffffff81a09f70 t gen9_init_indirectctx_bb
+ffffffff81a0a150 t gen8_init_indirectctx_bb
+ffffffff81a0b000 T lspcon_resume
+ffffffff81a0b160 t lspcon_wait_mode
+ffffffff81a0b2a0 T lspcon_wait_pcon_mode
+ffffffff81a0b2c0 T lspcon_init
+ffffffff81a0c000 T intel_lvds_port_enabled
+ffffffff81a0c080 T intel_get_lvds_encoder
+ffffffff81a0c0e0 T intel_is_dual_link_lvds
+ffffffff81a0c150 T intel_lvds_init
+ffffffff81a0c820 t intel_enable_lvds
+ffffffff81a0c950 t intel_pre_enable_lvds
+ffffffff81a0cc00 t intel_lvds_compute_config
+ffffffff81a0cd10 t pch_disable_lvds
+ffffffff81a0cd30 t pch_post_disable_lvds
+ffffffff81a0cd40 t gmch_disable_lvds
+ffffffff81a0cd70 t intel_lvds_get_hw_state
+ffffffff81a0ce30 t intel_lvds_get_config
+ffffffff81a0cf30 t intel_no_lvds_dmi_callback
+ffffffff81a0cf60 t intel_lvds_detect
+ffffffff81a0cf90 t intel_lvds_destroy
+ffffffff81a0cff0 t intel_disable_lvds
+ffffffff81a0d100 t intel_lvds_get_modes
+ffffffff81a0d180 t intel_lvds_mode_valid
+ffffffff81a0d1f0 t intel_dual_link_lvds_callback
+ffffffff81a0e000 T intel_mocs_init_engine
+ffffffff81a0e350 T intel_mocs_init_l3cc_table
+ffffffff81a0e540 T intel_rcs_context_init_mocs
+ffffffff81a0f000 T intel_connector_update_modes
+ffffffff81a0f030 T intel_ddc_get_modes
+ffffffff81a0f0b0 T intel_attach_force_audio_property
+ffffffff81a0f150 T intel_attach_broadcast_rgb_property
+ffffffff81a0f1f0 T intel_attach_aspect_ratio_property
+ffffffff81a10000 T intel_opregion_notify_encoder
+ffffffff81a100f0 t swsci
+ffffffff81a103a0 T intel_opregion_notify_adapter
+ffffffff81a103f0 T intel_opregion_asle_intr
+ffffffff81a10440 T intel_opregion_register
+ffffffff81a104b0 T intel_opregion_unregister
+ffffffff81a105d0 T intel_opregion_setup
+ffffffff81a10a60 t asle_work
+ffffffff81a10bf0 T intel_opregion_get_panel_type
+ffffffff81a10c70 t intel_no_opregion_vbt_callback
+ffffffff81a10ca0 t intel_use_opregion_panel_type_callback
+ffffffff81a11000 T intel_overlay_reset
+ffffffff81a11060 t intel_overlay_release_old_vid
+ffffffff81a11280 T intel_overlay_switch_off
+ffffffff81a11580 T intel_overlay_put_image_ioctl
+ffffffff81a12670 T intel_overlay_attrs_ioctl
+ffffffff81a12b70 T intel_setup_overlay
+ffffffff81a12eb0 T intel_cleanup_overlay
+ffffffff81a12f40 T intel_overlay_capture_error_state
+ffffffff81a13010 T intel_overlay_print_error_state
+ffffffff81a133e0 t intel_overlay_release_old_vid_tail
+ffffffff81a13480 t intel_overlay_submit_request
+ffffffff81a13570 t intel_overlay_off_tail
+ffffffff81a136f0 t i915_ggtt_offset
+ffffffff81a14000 T intel_fixed_panel_mode
+ffffffff81a14030 T intel_find_panel_downclock
+ffffffff81a14110 T intel_pch_panel_fitting
+ffffffff81a14290 T intel_gmch_panel_fitting
+ffffffff81a146b0 T intel_panel_set_backlight_acpi
+ffffffff81a14880 T intel_panel_disable_backlight
+ffffffff81a14920 T intel_panel_enable_backlight
+ffffffff81a14a60 T intel_backlight_device_register
+ffffffff81a14be0 T intel_backlight_device_unregister
+ffffffff81a14c30 T intel_panel_setup_backlight
+ffffffff81a14d00 T intel_panel_destroy_backlight
+ffffffff81a14d30 T intel_panel_init
+ffffffff81a14fd0 T intel_panel_fini
+ffffffff81a15030 t intel_backlight_device_update_status
+ffffffff81a15210 t intel_backlight_device_get_brightness
+ffffffff81a15380 t bxt_setup_backlight
+ffffffff81a155b0 t bxt_enable_backlight
+ffffffff81a157f0 t bxt_disable_backlight
+ffffffff81a15940 t bxt_set_backlight
+ffffffff81a15980 t bxt_get_backlight
+ffffffff81a159c0 t bxt_hz_to_pwm
+ffffffff81a159f0 t cnp_setup_backlight
+ffffffff81a15be0 t cnp_enable_backlight
+ffffffff81a15d90 t cnp_disable_backlight
+ffffffff81a15e70 t cnp_hz_to_pwm
+ffffffff81a15eb0 t lpt_setup_backlight
+ffffffff81a160c0 t lpt_enable_backlight
+ffffffff81a162c0 t lpt_disable_backlight
+ffffffff81a163d0 t lpt_set_backlight
+ffffffff81a16440 t lpt_get_backlight
+ffffffff81a16490 t lpt_hz_to_pwm
+ffffffff81a16500 t spt_hz_to_pwm
+ffffffff81a16550 t pch_setup_backlight
+ffffffff81a16740 t pch_enable_backlight
+ffffffff81a16950 t pch_disable_backlight
+ffffffff81a16a50 t pch_set_backlight
+ffffffff81a16ac0 t pch_get_backlight
+ffffffff81a16b10 t pch_hz_to_pwm
+ffffffff81a16b60 t pwm_setup_backlight
+ffffffff81a16bc0 t pwm_enable_backlight
+ffffffff81a16c50 t pwm_disable_backlight
+ffffffff81a16c70 t pwm_set_backlight
+ffffffff81a16ca0 t pwm_get_backlight
+ffffffff81a16cd0 t vlv_setup_backlight
+ffffffff81a16ef0 t vlv_enable_backlight
+ffffffff81a170a0 t vlv_disable_backlight
+ffffffff81a17180 t vlv_set_backlight
+ffffffff81a17210 t vlv_get_backlight
+ffffffff81a172a0 t vlv_hz_to_pwm
+ffffffff81a17340 t i965_setup_backlight
+ffffffff81a175b0 t i965_enable_backlight
+ffffffff81a17780 t i965_disable_backlight
+ffffffff81a17850 t i9xx_set_backlight
+ffffffff81a17970 t i9xx_get_backlight
+ffffffff81a17a20 t i965_hz_to_pwm
+ffffffff81a17a80 t i9xx_setup_backlight
+ffffffff81a17d00 t i9xx_enable_backlight
+ffffffff81a17ed0 t i9xx_disable_backlight
+ffffffff81a17f50 t i9xx_hz_to_pwm
+ffffffff81a18000 T intel_set_memory_cxsr
+ffffffff81a180a0 t _intel_set_memory_cxsr
+ffffffff81a18300 T ilk_wm_max_level
+ffffffff81a18350 T ilk_disable_lp_wm
+ffffffff81a18420 T intel_enable_sagv
+ffffffff81a18510 T sandybridge_pcode_write_timeout
+ffffffff81a186f0 T intel_disable_sagv
+ffffffff81a187f0 T skl_pcode_request
+ffffffff81a18ae0 T intel_can_enable_sagv
+ffffffff81a18d00 T skl_ddb_get_hw_state
+ffffffff81a190a0 T skl_check_pipe_max_pixel_rate
+ffffffff81a19430 t skl_plane_downscale_amount
+ffffffff81a19590 T skl_wm_level_equals
+ffffffff81a195e0 T skl_ddb_allocation_overlaps
+ffffffff81a19660 T skl_pipe_wm_get_hw_state
+ffffffff81a198c0 T skl_wm_get_hw_state
+ffffffff81a19a20 T g4x_wm_get_hw_state
+ffffffff81a1a120 T g4x_wm_sanitize
+ffffffff81a1a2a0 t g4x_program_watermarks
+ffffffff81a1a5e0 T vlv_wm_get_hw_state
+ffffffff81a1b440 T vlv_wm_sanitize
+ffffffff81a1b5e0 t vlv_program_watermarks
+ffffffff81a1bc90 T ilk_wm_get_hw_state
+ffffffff81a1c0e0 T intel_update_watermarks
+ffffffff81a1c120 T intel_enable_ipc
+ffffffff81a1c1b0 T intel_init_ipc
+ffffffff81a1c270 T ironlake_set_drps
+ffffffff81a1c340 T intel_rps_mark_interactive
+ffffffff81a1c430 t rps_set_power
+ffffffff81a1c790 T gen6_rps_busy
+ffffffff81a1c880 T intel_set_rps
+ffffffff81a1c980 T gen6_rps_idle
+ffffffff81a1ca60 t gen6_set_rps
+ffffffff81a1cbb0 T gen6_rps_boost
+ffffffff81a1cd10 t valleyview_set_rps
+ffffffff81a1ce40 T i915_chipset_val
+ffffffff81a1cea0 t __i915_chipset_val
+ffffffff81a1d050 T i915_mch_val
+ffffffff81a1d0e0 T i915_update_gfx_val
+ffffffff81a1d200 T i915_gfx_val
+ffffffff81a1d260 t __i915_gfx_val
+ffffffff81a1d4c0 T i915_read_mch_val
+ffffffff81a1d540 T i915_gpu_raise
+ffffffff81a1d5b0 T i915_gpu_lower
+ffffffff81a1d620 T i915_gpu_busy
+ffffffff81a1d680 T i915_gpu_turbo_disable
+ffffffff81a1d780 T intel_gpu_ips_init
+ffffffff81a1d7c0 T intel_gpu_ips_teardown
+ffffffff81a1d7f0 T i915_rc6_ctx_wa_suspend
+ffffffff81a1d830 T i915_rc6_ctx_wa_resume
+ffffffff81a1d8a0 T i915_rc6_ctx_wa_check
+ffffffff81a1d970 T intel_init_gt_powersave
+ffffffff81a1e2e0 T intel_freq_opcode
+ffffffff81a1e380 T sandybridge_pcode_read
+ffffffff81a1e560 T intel_cleanup_gt_powersave
+ffffffff81a1e600 T intel_suspend_gt_powersave
+ffffffff81a1e630 T intel_sanitize_gt_powersave
+ffffffff81a1e680 T intel_disable_gt_powersave
+ffffffff81a1e970 t __intel_disable_rc6
+ffffffff81a1ea60 T intel_enable_gt_powersave
+ffffffff81a20bf0 T intel_init_clock_gating
+ffffffff81a20c10 T intel_suspend_hw
+ffffffff81a20ca0 T intel_init_clock_gating_hooks
+ffffffff81a20e60 t icl_init_clock_gating
+ffffffff81a20ec0 t cnl_init_clock_gating
+ffffffff81a210a0 t cfl_init_clock_gating
+ffffffff81a21150 t skl_init_clock_gating
+ffffffff81a211f0 t kbl_init_clock_gating
+ffffffff81a21300 t bxt_init_clock_gating
+ffffffff81a21400 t glk_init_clock_gating
+ffffffff81a214e0 t bdw_init_clock_gating
+ffffffff81a218b0 t chv_init_clock_gating
+ffffffff81a21a90 t hsw_init_clock_gating
+ffffffff81a21cd0 t ivb_init_clock_gating
+ffffffff81a21fe0 t vlv_init_clock_gating
+ffffffff81a22220 t gen6_init_clock_gating
+ffffffff81a224a0 t ilk_init_clock_gating
+ffffffff81a226f0 t g4x_init_clock_gating
+ffffffff81a227e0 t i965gm_init_clock_gating
+ffffffff81a228c0 t i965g_init_clock_gating
+ffffffff81a22950 t gen3_init_clock_gating
+ffffffff81a22a40 t i85x_init_clock_gating
+ffffffff81a22ab0 t i830_init_clock_gating
+ffffffff81a22ae0 t nop_init_clock_gating
+ffffffff81a22b10 T intel_init_pm
+ffffffff81a234a0 t skl_initial_wm
+ffffffff81a23590 t skl_atomic_update_crtc_wm
+ffffffff81a23b40 t skl_compute_wm
+ffffffff81a250a0 t ilk_compute_pipe_wm
+ffffffff81a254a0 t ilk_compute_intermediate_wm
+ffffffff81a25660 t ilk_initial_watermarks
+ffffffff81a256d0 t ilk_optimize_watermarks
+ffffffff81a25740 t vlv_compute_pipe_wm
+ffffffff81a26350 t vlv_compute_intermediate_wm
+ffffffff81a266d0 t vlv_initial_watermarks
+ffffffff81a26780 t vlv_optimize_watermarks
+ffffffff81a26860 t vlv_atomic_update_fifo
+ffffffff81a26a80 t g4x_compute_pipe_wm
+ffffffff81a27550 t g4x_compute_intermediate_wm
+ffffffff81a279b0 t g4x_initial_watermarks
+ffffffff81a27a30 t g4x_optimize_watermarks
+ffffffff81a27ae0 t pineview_update_wm
+ffffffff81a28020 t i965_update_wm
+ffffffff81a28340 t i9xx_update_wm
+ffffffff81a28830 t i9xx_get_fifo_size
+ffffffff81a28890 t i845_update_wm
+ffffffff81a289f0 t i845_get_fifo_size
+ffffffff81a28a40 t i830_get_fifo_size
+ffffffff81a28ab0 T intel_gpu_freq
+ffffffff81a28b70 T intel_pm_setup
+ffffffff81a28bf0 T intel_rc6_residency_ns
+ffffffff81a28e00 T intel_get_cagf
+ffffffff81a28e50 t chv_set_memory_dvfs
+ffffffff81a28fe0 t gen6_set_rps_thresholds
+ffffffff81a29130 t gen9_init_clock_gating
+ffffffff81a29320 t g4x_disable_trickle_feed
+ffffffff81a29470 t cpt_init_clock_gating
+ffffffff81a295e0 t intel_read_wm_latency
+ffffffff81a29a20 t skl_compute_plane_wm_params
+ffffffff81a29e30 t skl_compute_wm_levels
+ffffffff81a2a420 t ilk_compute_wm_level
+ffffffff81a2a900 t ilk_validate_pipe_wm
+ffffffff81a2aa50 t ilk_program_watermarks
+ffffffff81a2b770 t ilk_wm_merge
+ffffffff81a2c000 T intel_psr_irq_control
+ffffffff81a2c050 T intel_psr_irq_handler
+ffffffff81a2c1c0 T intel_psr_init_dpcd
+ffffffff81a2c300 T intel_psr_compute_config
+ffffffff81a2c490 T intel_psr_enable
+ffffffff81a2c890 t intel_psr_activate
+ffffffff81a2cb50 T intel_psr_disable
+ffffffff81a2cc10 t intel_psr_disable_locked
+ffffffff81a2ce10 T intel_psr_wait_for_idle
+ffffffff81a2ce90 T intel_psr_invalidate
+ffffffff81a2cf80 t intel_psr_exit
+ffffffff81a2d080 T intel_psr_flush
+ffffffff81a2d1f0 T intel_psr_init
+ffffffff81a2d2d0 t intel_psr_work
+ffffffff81a2d3c0 T intel_psr_short_pulse
+ffffffff81a2e000 T intel_ring_update_space
+ffffffff81a2e090 T intel_ring_pin
+ffffffff81a2e350 T intel_ring_reset
+ffffffff81a2e430 T intel_ring_unpin
+ffffffff81a2e680 T intel_engine_create_ring
+ffffffff81a2e8d0 T intel_ring_free
+ffffffff81a2e930 T intel_engine_cleanup
+ffffffff81a2ea20 T intel_legacy_submission_resume
+ffffffff81a2ec90 T intel_ring_wait_for_space
+ffffffff81a2ed90 t wait_for_space
+ffffffff81a2ef70 T intel_ring_begin
+ffffffff81a2f3d0 T intel_ring_cacheline_align
+ffffffff81a2f5a0 T intel_init_render_ring_buffer
+ffffffff81a2f6b0 t intel_ring_default_vfuncs
+ffffffff81a2fa10 t intel_rcs_ctx_init
+ffffffff81a2fa60 t gen7_render_ring_flush
+ffffffff81a2fba0 t gen6_render_ring_flush
+ffffffff81a2fd90 t gen4_render_ring_flush
+ffffffff81a2ff10 t gen2_render_ring_flush
+ffffffff81a2ffd0 t hsw_emit_bb_start
+ffffffff81a300a0 t init_render_ring
+ffffffff81a30250 t intel_init_ring_buffer
+ffffffff81a303f0 T intel_init_bsd_ring_buffer
+ffffffff81a30480 t gen6_bsd_set_default_submission
+ffffffff81a304d0 t gen6_bsd_ring_flush
+ffffffff81a305a0 t bsd_ring_flush
+ffffffff81a30650 T intel_init_blt_ring_buffer
+ffffffff81a30690 t gen6_ring_flush
+ffffffff81a30760 T intel_init_vebox_ring_buffer
+ffffffff81a307c0 t hsw_vebox_irq_enable
+ffffffff81a30810 t hsw_vebox_irq_disable
+ffffffff81a30860 t init_ring_common
+ffffffff81a30f20 t reset_prepare
+ffffffff81a30f60 t reset_ring
+ffffffff81a310f0 t reset_finish
+ffffffff81a31120 t intel_ring_context_pin
+ffffffff81a315a0 t ring_request_alloc
+ffffffff81a31f10 t i9xx_emit_breadcrumb
+ffffffff81a31fa0 t gen6_sema_emit_breadcrumb
+ffffffff81a32110 t i9xx_set_default_submission
+ffffffff81a32160 t gen6_emit_bb_start
+ffffffff81a32230 t i965_emit_bb_start
+ffffffff81a32300 t i830_emit_bb_start
+ffffffff81a324d0 t i915_emit_bb_start
+ffffffff81a32590 t gen6_irq_enable
+ffffffff81a325e0 t gen6_irq_disable
+ffffffff81a32630 t gen6_seqno_barrier
+ffffffff81a32680 t gen5_irq_enable
+ffffffff81a326a0 t gen5_irq_disable
+ffffffff81a326c0 t gen5_seqno_barrier
+ffffffff81a326e0 t i9xx_irq_enable
+ffffffff81a32760 t i9xx_irq_disable
+ffffffff81a327a0 t i8xx_irq_enable
+ffffffff81a32810 t i8xx_irq_disable
+ffffffff81a32850 t gen6_ring_sync_to
+ffffffff81a32950 t gen6_signal
+ffffffff81a32b80 t stop_ring
+ffffffff81a32d40 t i915_ggtt_offset
+ffffffff81a32e90 t intel_ring_context_unpin
+ffffffff81a32f10 t intel_ring_context_destroy
+ffffffff81a33000 t __context_unpin
+ffffffff81a330e0 t assert_ring_tail_valid
+ffffffff81a331b0 t i9xx_submit_request
+ffffffff81a33290 t cancel_requests
+ffffffff81a33360 t gen6_bsd_submit_request
+ffffffff81a34000 T intel_display_power_domain_str
+ffffffff81a34060 T __intel_display_power_is_enabled
+ffffffff81a34100 T intel_display_power_is_enabled
+ffffffff81a341d0 T intel_display_set_init_power
+ffffffff81a34240 T intel_display_power_get
+ffffffff81a34370 T intel_display_power_put
+ffffffff81a34500 T gen9_sanitize_dc_state
+ffffffff81a34580 T bxt_enable_dc9
+ffffffff81a34690 t gen9_set_dc_state
+ffffffff81a34840 T bxt_disable_dc9
+ffffffff81a348d0 T gen9_enable_dc5
+ffffffff81a34b20 T chv_phy_powergate_ch
+ffffffff81a34c00 t assert_chv_phy_status
+ffffffff81a34f10 T chv_phy_powergate_lanes
+ffffffff81a35140 T intel_runtime_pm_get
+ffffffff81a351d0 T intel_display_power_get_if_enabled
+ffffffff81a353f0 T intel_runtime_pm_get_if_in_use
+ffffffff81a35480 T intel_runtime_pm_put
+ffffffff81a35510 T intel_display_power_well_is_enabled
+ffffffff81a35570 T intel_power_domains_init
+ffffffff81a35900 T intel_power_domains_fini
+ffffffff81a35980 T icl_dbuf_slices_update
+ffffffff81a35b50 T bxt_display_core_init
+ffffffff81a35d20 T bxt_display_core_uninit
+ffffffff81a35e60 T intel_power_domains_init_hw
+ffffffff81a36a90 T intel_power_domains_suspend
+ffffffff81a37010 T intel_power_domains_verify_state
+ffffffff81a371a0 T intel_runtime_pm_get_noresume
+ffffffff81a37230 T intel_runtime_pm_enable
+ffffffff81a37260 t i9xx_power_well_sync_hw_noop
+ffffffff81a37290 t i9xx_always_on_power_well_noop
+ffffffff81a372c0 t i9xx_always_on_power_well_enabled
+ffffffff81a372f0 t hsw_power_well_sync_hw
+ffffffff81a37440 t hsw_power_well_enable
+ffffffff81a37720 t hsw_power_well_disable
+ffffffff81a377e0 t hsw_power_well_enabled
+ffffffff81a37870 t hsw_wait_for_power_well_disable
+ffffffff81a37af0 t gen9_dc_off_power_well_enable
+ffffffff81a37ca0 t gen9_dc_off_power_well_disable
+ffffffff81a37ec0 t gen9_dc_off_power_well_enabled
+ffffffff81a37f10 t icl_combo_phy_aux_power_well_enable
+ffffffff81a38080 t icl_combo_phy_aux_power_well_disable
+ffffffff81a38170 t bxt_dpio_cmn_power_well_enable
+ffffffff81a38180 t bxt_dpio_cmn_power_well_disable
+ffffffff81a38190 t bxt_dpio_cmn_power_well_enabled
+ffffffff81a381a0 t chv_pipe_power_well_enable
+ffffffff81a38200 t chv_pipe_power_well_disable
+ffffffff81a38290 t chv_pipe_power_well_enabled
+ffffffff81a38360 t chv_set_pipe_power_well
+ffffffff81a38540 t vlv_display_power_well_init
+ffffffff81a387b0 t chv_dpio_cmn_power_well_enable
+ffffffff81a38950 t chv_dpio_cmn_power_well_disable
+ffffffff81a38a40 t vlv_power_well_enabled
+ffffffff81a38b10 t vlv_set_power_well
+ffffffff81a38cf0 t vlv_display_power_well_enable
+ffffffff81a38d50 t vlv_display_power_well_disable
+ffffffff81a38df0 t vlv_power_well_enable
+ffffffff81a38e10 t vlv_power_well_disable
+ffffffff81a38e20 t vlv_dpio_cmn_power_well_enable
+ffffffff81a38ed0 t vlv_dpio_cmn_power_well_disable
+ffffffff81a38fa0 t i830_pipes_power_well_sync_hw
+ffffffff81a39080 t i830_pipes_power_well_enable
+ffffffff81a39130 t i830_pipes_power_well_disable
+ffffffff81a39160 t i830_pipes_power_well_enabled
+ffffffff81a391f0 t cnl_set_procmon_ref_values
+ffffffff81a3a000 T intel_sdvo_port_enabled
+ffffffff81a3a0a0 T intel_sdvo_init
+ffffffff81a3a720 t intel_sdvo_compute_config
+ffffffff81a3aae0 t pch_disable_sdvo
+ffffffff81a3ab10 t pch_post_disable_sdvo
+ffffffff81a3ab20 t intel_disable_sdvo
+ffffffff81a3aca0 t intel_sdvo_pre_enable
+ffffffff81a3b590 t intel_enable_sdvo
+ffffffff81a3b730 t intel_sdvo_get_hw_state
+ffffffff81a3b810 t intel_sdvo_get_config
+ffffffff81a3ba90 t intel_sdvo_ddc_proxy_xfer
+ffffffff81a3bb30 t intel_sdvo_ddc_proxy_func
+ffffffff81a3bb60 t __intel_sdvo_write_cmd
+ffffffff81a3bf90 t intel_sdvo_enc_destroy
+ffffffff81a3bfc0 t intel_sdvo_get_preferred_input_mode
+ffffffff81a3c2c0 t intel_sdvo_get_dtd_from_mode
+ffffffff81a3c430 t intel_sdvo_read_response
+ffffffff81a3c7e0 t intel_sdvo_write_sdvox
+ffffffff81a3c9c0 t intel_sdvo_write_infoframe
+ffffffff81a3cb40 t intel_sdvo_dvi_init
+ffffffff81a3cd90 t intel_sdvo_tv_init
+ffffffff81a3d080 t intel_sdvo_analog_init
+ffffffff81a3d1b0 t intel_sdvo_lvds_init
+ffffffff81a3d2f0 t intel_sdvo_hotplug
+ffffffff81a3d330 t intel_sdvo_connector_get_hw_state
+ffffffff81a3d3c0 t intel_sdvo_detect
+ffffffff81a3d6a0 t intel_sdvo_connector_register
+ffffffff81a3d6b0 t intel_sdvo_connector_unregister
+ffffffff81a3d6c0 t intel_sdvo_destroy
+ffffffff81a3d6f0 t intel_sdvo_connector_duplicate_state
+ffffffff81a3d770 t intel_sdvo_connector_atomic_set_property
+ffffffff81a3d940 t intel_sdvo_connector_atomic_get_property
+ffffffff81a3db50 t intel_sdvo_get_modes
+ffffffff81a3ddd0 t intel_sdvo_mode_valid
+ffffffff81a3de60 t intel_sdvo_atomic_check
+ffffffff81a3df10 t intel_sdvo_create_enhance_property
+ffffffff81a3f000 T vlv_punit_read
+ffffffff81a3f0a0 t vlv_sideband_rw
+ffffffff81a3f240 T vlv_punit_write
+ffffffff81a3f2e0 T vlv_bunit_read
+ffffffff81a3f330 T vlv_bunit_write
+ffffffff81a3f380 T vlv_nc_read
+ffffffff81a3f420 T vlv_iosf_sb_read
+ffffffff81a3f470 T vlv_iosf_sb_write
+ffffffff81a3f4c0 T vlv_cck_read
+ffffffff81a3f510 T vlv_cck_write
+ffffffff81a3f560 T vlv_ccu_read
+ffffffff81a3f5b0 T vlv_ccu_write
+ffffffff81a3f600 T vlv_dpio_read
+ffffffff81a3f690 T vlv_dpio_write
+ffffffff81a3f6e0 T intel_sbi_read
+ffffffff81a3f890 T intel_sbi_write
+ffffffff81a3fa40 T vlv_flisdsi_read
+ffffffff81a3fa90 T vlv_flisdsi_write
+ffffffff81a40000 T gen3_stolen_base
+ffffffff81a40050 T gen11_stolen_base
+ffffffff81a400d0 T i830_stolen_size
+ffffffff81a40140 T gen3_stolen_size
+ffffffff81a401b0 T gen6_stolen_size
+ffffffff81a40200 T chv_stolen_size
+ffffffff81a40270 T gen8_stolen_size
+ffffffff81a402c0 T gen9_stolen_size
+ffffffff81a40330 T intel_init_stolen_res
+ffffffff81a41000 T intel_usecs_to_scanlines
+ffffffff81a41050 T intel_pipe_update_start
+ffffffff81a41430 T intel_pipe_update_end
+ffffffff81a415d0 T skl_update_plane
+ffffffff81a41a00 t intel_plane_ggtt_offset
+ffffffff81a41b70 T skl_disable_plane
+ffffffff81a41bf0 T skl_plane_get_hw_state
+ffffffff81a41cb0 T intel_sprite_set_colorkey_ioctl
+ffffffff81a41f90 T skl_plane_has_ccs
+ffffffff81a41ff0 T intel_sprite_plane_create
+ffffffff81a42430 t vlv_update_plane
+ffffffff81a42870 t vlv_disable_plane
+ffffffff81a428f0 t vlv_plane_get_hw_state
+ffffffff81a429a0 t ivb_update_plane
+ffffffff81a42c00 t ivb_disable_plane
+ffffffff81a42ca0 t ivb_plane_get_hw_state
+ffffffff81a42d50 t g4x_update_plane
+ffffffff81a42f80 t g4x_disable_plane
+ffffffff81a43010 t g4x_plane_get_hw_state
+ffffffff81a430c0 t intel_check_sprite_plane
+ffffffff81a43790 t skl_plane_format_mod_supported
+ffffffff81a438c0 t vlv_sprite_format_mod_supported
+ffffffff81a43990 t snb_sprite_format_mod_supported
+ffffffff81a43a20 t g4x_sprite_format_mod_supported
+ffffffff81a44000 T intel_tv_init
+ffffffff81a44390 t intel_tv_compute_config
+ffffffff81a44400 t intel_tv_get_config
+ffffffff81a44440 t intel_tv_pre_enable
+ffffffff81a44ca0 t intel_enable_tv
+ffffffff81a44d10 t intel_disable_tv
+ffffffff81a44d70 t intel_tv_get_hw_state
+ffffffff81a44dd0 t intel_tv_destroy
+ffffffff81a44e00 t intel_tv_get_modes
+ffffffff81a45000 t intel_tv_detect
+ffffffff81a45340 t intel_tv_mode_valid
+ffffffff81a453e0 t intel_tv_atomic_check
+ffffffff81a46000 T intel_uc_init_early
+ffffffff81a462c0 T intel_uc_cleanup_early
+ffffffff81a46310 T intel_uc_init_mmio
+ffffffff81a46330 T intel_uc_init_misc
+ffffffff81a46440 T intel_uc_fini_misc
+ffffffff81a464e0 T intel_uc_init
+ffffffff81a46600 T intel_uc_fini
+ffffffff81a466f0 T intel_uc_sanitize
+ffffffff81a468a0 T intel_uc_init_hw
+ffffffff81a46c80 T intel_uc_fini_hw
+ffffffff81a46dc0 T intel_uc_suspend
+ffffffff81a46e70 T intel_uc_resume
+ffffffff81a47000 T intel_uc_fw_fetch
+ffffffff81a473d0 T intel_uc_fw_upload
+ffffffff81a47580 T intel_uc_fw_fini
+ffffffff81a475e0 T intel_uc_fw_dump
+ffffffff81a48000 T intel_uncore_forcewake_domain_to_str
+ffffffff81a48060 T intel_uncore_fw_release_timer
+ffffffff81a48150 T intel_uncore_edram_size
+ffffffff81a481c0 T intel_uncore_suspend
+ffffffff81a48200 t intel_uncore_forcewake_reset
+ffffffff81a48410 T intel_uncore_resume_early
+ffffffff81a48440 t __intel_uncore_early_sanitize
+ffffffff81a485c0 T intel_uncore_runtime_resume
+ffffffff81a485f0 T intel_uncore_sanitize
+ffffffff81a48600 T intel_uncore_forcewake_get
+ffffffff81a48740 T intel_uncore_forcewake_user_get
+ffffffff81a48850 T intel_uncore_forcewake_get__locked
+ffffffff81a48920 T intel_uncore_forcewake_user_put
+ffffffff81a48af0 T intel_uncore_unclaimed_mmio
+ffffffff81a48bc0 T intel_uncore_forcewake_put__locked
+ffffffff81a48cc0 T intel_uncore_forcewake_put
+ffffffff81a48de0 T assert_forcewakes_inactive
+ffffffff81a48e30 T assert_forcewakes_active
+ffffffff81a48f00 T intel_uncore_init
+ffffffff81a49df0 t i915_pmic_bus_access_notifier
+ffffffff81a49e60 t gen2_write8
+ffffffff81a49f00 t gen2_write16
+ffffffff81a49fb0 t gen2_write32
+ffffffff81a4a050 t gen2_read8
+ffffffff81a4a0f0 t gen2_read16
+ffffffff81a4a190 t gen2_read32
+ffffffff81a4a230 t gen2_read64
+ffffffff81a4a2d0 t gen5_write8
+ffffffff81a4a390 t gen5_write16
+ffffffff81a4a450 t gen5_write32
+ffffffff81a4a510 t gen5_read8
+ffffffff81a4a5c0 t gen5_read16
+ffffffff81a4a670 t gen5_read32
+ffffffff81a4a720 t gen5_read64
+ffffffff81a4a7d0 t gen6_write8
+ffffffff81a4aa20 t gen6_write16
+ffffffff81a4ac70 t gen6_write32
+ffffffff81a4aec0 t fwtable_read8
+ffffffff81a4b1e0 t fwtable_read16
+ffffffff81a4b500 t fwtable_read32
+ffffffff81a4b820 t fwtable_read64
+ffffffff81a4bb40 t gen6_read8
+ffffffff81a4bdc0 t gen6_read16
+ffffffff81a4c040 t gen6_read32
+ffffffff81a4c2c0 t gen6_read64
+ffffffff81a4c540 t fwtable_write8
+ffffffff81a4c8a0 t fwtable_write16
+ffffffff81a4cc00 t fwtable_write32
+ffffffff81a4cf60 t gen8_write8
+ffffffff81a4d220 t gen8_write16
+ffffffff81a4d4e0 t gen8_write32
+ffffffff81a4d7a0 t gen11_fwtable_write8
+ffffffff81a4db10 t gen11_fwtable_write16
+ffffffff81a4de80 t gen11_fwtable_write32
+ffffffff81a4e1f0 t gen11_fwtable_read8
+ffffffff81a4e520 t gen11_fwtable_read16
+ffffffff81a4e850 t gen11_fwtable_read32
+ffffffff81a4eb80 t gen11_fwtable_read64
+ffffffff81a4eeb0 T intel_uncore_prune
+ffffffff81a4f340 T intel_uncore_fini
+ffffffff81a4f360 T i915_reg_read_ioctl
+ffffffff81a4f510 T __intel_wait_for_register_fw
+ffffffff81a4f870 t local_clock
+ffffffff81a4f8c0 T __intel_wait_for_register
+ffffffff81a4fbc0 T intel_uncore_forcewake_for_reg
+ffffffff81a500c0 T intel_gpu_reset
+ffffffff81a502e0 T intel_has_gpu_reset
+ffffffff81a50340 T intel_has_reset_engine
+ffffffff81a50380 T intel_reset_guc
+ffffffff81a50470 T intel_uncore_arm_unclaimed_mmio_detection
+ffffffff81a50560 t fw_domains_get_with_fallback
+ffffffff81a50a70 t fw_domains_put
+ffffffff81a50b60 t fw_domains_get
+ffffffff81a50ed0 t fw_domains_get_with_thread_status
+ffffffff81a50fe0 t fw_domain_wait_ack_with_fallback
+ffffffff81a51230 t __gen6_gt_wait_for_fifo
+ffffffff81a51320 t ___force_wake_auto
+ffffffff81a513f0 t gen8_reset_engines
+ffffffff81a51650 t gen6_reset_engines
+ffffffff81a51720 t ironlake_do_reset
+ffffffff81a51820 t g4x_do_reset
+ffffffff81a51af0 t g33_do_reset
+ffffffff81a51c00 t i915_do_reset
+ffffffff81a52000 T intel_wopcm_init_early
+ffffffff81a52030 T intel_wopcm_init
+ffffffff81a52220 T intel_wopcm_init_hw
+ffffffff81a53000 T intel_ctx_workarounds_init
+ffffffff81a53610 T intel_ctx_workarounds_emit
+ffffffff81a53780 T intel_gt_workarounds_apply
+ffffffff81a541b0 T intel_whitelist_workarounds_apply
+ffffffff81a544c0 t wa_add
+ffffffff81a54730 t gen9_ctx_workarounds_init
+ffffffff81a548f0 t gen9_gt_workarounds_apply
+ffffffff81a54af0 t wa_init_mcr
+ffffffff81a55000 T pixel_format_from_register_bits
+ffffffff81a55060 T vlv_dsi_wait_for_fifo_empty
+ffffffff81a550f0 T vlv_dsi_init
+ffffffff81a555b0 t intel_dsi_compute_config
+ffffffff81a556c0 t intel_dsi_pre_enable
+ffffffff81a57220 t intel_dsi_enable_nop
+ffffffff81a57250 t intel_dsi_disable
+ffffffff81a574a0 t intel_dsi_post_disable
+ffffffff81a583f0 t intel_dsi_get_hw_state
+ffffffff81a58650 t intel_dsi_get_config
+ffffffff81a58d30 t intel_dsi_encoder_destroy
+ffffffff81a58d40 t intel_dsi_prepare
+ffffffff81a599b0 t intel_dsi_host_attach
+ffffffff81a599e0 t intel_dsi_host_detach
+ffffffff81a59a10 t intel_dsi_host_transfer
+ffffffff81a59e10 t intel_dsi_connector_destroy
+ffffffff81a59e50 t intel_dsi_get_modes
+ffffffff81a59ec0 t intel_dsi_mode_valid
+ffffffff81a5a000 T vlv_dsi_pll_compute
+ffffffff81a5a370 T vlv_dsi_pll_enable
+ffffffff81a5a530 T vlv_dsi_pll_disable
+ffffffff81a5a590 T bxt_dsi_pll_is_enabled
+ffffffff81a5a630 T bxt_dsi_pll_disable
+ffffffff81a5a6f0 T vlv_dsi_get_pclk
+ffffffff81a5a8d0 T bxt_dsi_get_pclk
+ffffffff81a5a9b0 T vlv_dsi_reset_clocks
+ffffffff81a5aa40 T bxt_dsi_pll_compute
+ffffffff81a5ab30 T bxt_dsi_pll_enable
+ffffffff81a5ae80 T bxt_dsi_reset_clocks
+ffffffff81a5b000 T atom_execute_table_scratch_unlocked
+ffffffff81a5b0a0 t atom_execute_table_locked
+ffffffff81a5b420 T atom_execute_table
+ffffffff81a5b4d0 T atom_parse
+ffffffff81a5b720 T atom_destroy
+ffffffff81a5b760 T atom_asic_init
+ffffffff81a5b970 T atom_parse_data_header
+ffffffff81a5ba20 T atom_parse_cmd_header
+ffffffff81a5bab0 T atom_allocate_fb_scratch
+ffffffff81a5bb70 t atom_op_move
+ffffffff81a5bd50 t atom_op_and
+ffffffff81a5bf20 t atom_op_or
+ffffffff81a5c0f0 t atom_op_shift_left
+ffffffff81a5c310 t atom_op_shift_right
+ffffffff81a5c530 t atom_op_mul
+ffffffff81a5c690 t atom_op_div
+ffffffff81a5c810 t atom_op_add
+ffffffff81a5c9e0 t atom_op_sub
+ffffffff81a5cbc0 t atom_op_setport
+ffffffff81a5cd30 t atom_op_setregblock
+ffffffff81a5cdf0 t atom_op_setfbbase
+ffffffff81a5cec0 t atom_op_compare
+ffffffff81a5d0d0 t atom_op_switch
+ffffffff81a5d320 t atom_op_jump
+ffffffff81a5d5c0 t atom_op_test
+ffffffff81a5d790 t atom_op_delay
+ffffffff81a5d880 t atom_op_calltable
+ffffffff81a5d9d0 t atom_op_repeat
+ffffffff81a5da00 t atom_op_clear
+ffffffff81a5db10 t atom_op_nop
+ffffffff81a5db40 t atom_op_eot
+ffffffff81a5db70 t atom_op_mask
+ffffffff81a5de40 t atom_op_postcard
+ffffffff81a5dee0 t atom_op_beep
+ffffffff81a5df00 t atom_op_savereg
+ffffffff81a5df30 t atom_op_restorereg
+ffffffff81a5df60 t atom_op_setdatablock
+ffffffff81a5e0a0 t atom_op_xor
+ffffffff81a5e270 t atom_op_shl
+ffffffff81a5e480 t atom_op_shr
+ffffffff81a5e690 t atom_op_debug
+ffffffff81a5e6c0 t atom_put_dst
+ffffffff81a5ebc0 t atom_get_src_int
+ffffffff81a5f360 t atom_iio_execute
+ffffffff81a60000 T atombios_crtc_dpms
+ffffffff81a601b0 t atombios_blank_crtc
+ffffffff81a602d0 T atombios_crtc_set_base
+ffffffff81a60320 t dce4_crtc_do_set_base
+ffffffff81a60e20 t avivo_crtc_do_set_base
+ffffffff81a61640 T atombios_crtc_set_base_atomic
+ffffffff81a61680 T radeon_atom_disp_eng_pll_init
+ffffffff81a61760 t atombios_crtc_set_disp_eng_pll
+ffffffff81a61870 t atombios_crtc_program_ss
+ffffffff81a61ad0 T atombios_crtc_mode_set
+ffffffff81a62640 T radeon_atombios_init_crtc
+ffffffff81a62730 t radeon_bo_reserve
+ffffffff81a628e0 t radeon_bo_unreserve
+ffffffff81a629d0 t atombios_disable_ss
+ffffffff81a62b40 t atombios_crtc_program_pll
+ffffffff81a62e00 t atombios_crtc_prepare
+ffffffff81a62eb0 t atombios_crtc_commit
+ffffffff81a62f20 t atombios_crtc_mode_fixup
+ffffffff81a63ce0 t atombios_crtc_disable
+ffffffff81a63f40 t radeon_get_shared_nondp_ppll
+ffffffff81a65000 T radeon_atom_copy_swap
+ffffffff81a65010 T radeon_dp_aux_init
+ffffffff81a650e0 t radeon_dp_aux_transfer_atom
+ffffffff81a652c0 T radeon_dp_getsinktype
+ffffffff81a65330 T radeon_dp_getdpcd
+ffffffff81a65410 T radeon_dp_get_panel_mode
+ffffffff81a65510 T radeon_dp_set_link_config
+ffffffff81a65590 t radeon_dp_get_dp_link_config
+ffffffff81a65720 T radeon_dp_mode_valid_helper
+ffffffff81a657d0 T radeon_dp_needs_link_train
+ffffffff81a65840 T radeon_dp_set_rx_power_state
+ffffffff81a658c0 T radeon_dp_link_train
+ffffffff81a66100 t radeon_process_aux_ch
+ffffffff81a67000 T atombios_get_backlight_level
+ffffffff81a67080 T atombios_set_backlight_level
+ffffffff81a67240 T atombios_dig_transmitter_setup
+ffffffff81a67260 T radeon_atom_backlight_init
+ffffffff81a67420 t radeon_atom_backlight_get_brightness
+ffffffff81a67490 T atombios_dvo_setup
+ffffffff81a67660 T atombios_digital_setup
+ffffffff81a678e0 T atombios_get_encoder_mode
+ffffffff81a67bc0 T atombios_dig_encoder_setup2
+ffffffff81a68000 T atombios_dig_encoder_setup
+ffffffff81a68020 T atombios_dig_transmitter_setup2
+ffffffff81a689f0 T atombios_set_edp_panel_power
+ffffffff81a68b10 T atombios_set_mst_encoder_crtc_source
+ffffffff81a68bf0 T radeon_atom_release_dig_encoder
+ffffffff81a68c30 T radeon_atom_pick_dig_encoder
+ffffffff81a68e50 T radeon_atom_encoder_init
+ffffffff81a68f20 t atombios_external_encoder_setup
+ffffffff81a69170 T radeon_atom_ext_encoder_setup_ddc
+ffffffff81a691c0 T radeon_enc_destroy
+ffffffff81a69260 T radeon_add_atom_encoder
+ffffffff81a696b0 t radeon_atom_backlight_update_status
+ffffffff81a69710 t radeon_atom_encoder_dpms
+ffffffff81a699f0 t radeon_atom_mode_fixup
+ffffffff81a69b50 t radeon_atom_encoder_prepare
+ffffffff81a6a010 t radeon_atom_encoder_commit
+ffffffff81a6a040 t radeon_atom_encoder_mode_set
+ffffffff81a6a3d0 t radeon_atom_dig_detect
+ffffffff81a6a4d0 t radeon_atom_encoder_disable
+ffffffff81a6a6f0 t radeon_atom_encoder_dpms_avivo
+ffffffff81a6a940 t radeon_atom_encoder_dpms_dig
+ffffffff81a6ae80 t atombios_yuv_setup
+ffffffff81a6afd0 t atombios_tv_setup
+ffffffff81a6b080 t radeon_atom_dac_detect
+ffffffff81a6b230 t radeon_atom_ext_dpms
+ffffffff81a6b260 t radeon_atom_ext_prepare
+ffffffff81a6b290 t radeon_atom_ext_commit
+ffffffff81a6b2c0 t radeon_atom_ext_mode_set
+ffffffff81a6b2f0 t radeon_atom_ext_disable
+ffffffff81a6c000 T radeon_atom_hw_i2c_xfer
+ffffffff81a6c370 T radeon_atom_hw_i2c_func
+ffffffff81a6d000 T btc_get_max_clock_from_voltage_dependency_table
+ffffffff81a6d0d0 T btc_apply_voltage_dependency_rules
+ffffffff81a6d150 T btc_skip_blacklist_clocks
+ffffffff81a6d240 T btc_adjust_clock_combinations
+ffffffff81a6d350 T btc_apply_voltage_delta_rules
+ffffffff81a6d480 T btc_program_mgcg_hw_sequence
+ffffffff81a6d5a0 T btc_dpm_enabled
+ffffffff81a6d5b0 T btc_notify_uvd_to_smc
+ffffffff81a6d640 T btc_reset_to_default
+ffffffff81a6d690 T btc_read_arb_registers
+ffffffff81a6d760 T btc_dpm_vblank_too_short
+ffffffff81a6d7c0 T btc_dpm_pre_set_power_state
+ffffffff81a6e720 T btc_dpm_set_power_state
+ffffffff81a6ec00 T btc_dpm_post_set_power_state
+ffffffff81a6ed20 T btc_dpm_enable
+ffffffff81a6ff70 t btc_enable_dynamic_pcie_gen2
+ffffffff81a70110 T btc_dpm_disable
+ffffffff81a70620 T btc_dpm_setup_asic
+ffffffff81a70740 T btc_dpm_init
+ffffffff81a70b40 T btc_dpm_fini
+ffffffff81a70be0 T btc_dpm_debugfs_print_current_performance_level
+ffffffff81a70c20 T btc_dpm_get_current_sclk
+ffffffff81a70cb0 T btc_dpm_get_current_mclk
+ffffffff81a70d40 T btc_dpm_get_sclk
+ffffffff81a70d90 T btc_dpm_get_mclk
+ffffffff81a71000 T ci_dpm_powergate_uvd
+ffffffff81a714a0 T ci_dpm_vblank_too_short
+ffffffff81a71520 T ci_fan_ctrl_get_fan_speed_percent
+ffffffff81a715c0 T ci_fan_ctrl_set_fan_speed_percent
+ffffffff81a71690 T ci_fan_ctrl_set_mode
+ffffffff81a71850 t ci_fan_ctrl_set_static_mode
+ffffffff81a71910 t ci_thermal_start_smc_fan_control
+ffffffff81a71bb0 T ci_fan_ctrl_get_mode
+ffffffff81a71c00 T ci_dpm_force_performance_level
+ffffffff81a72600 t ci_send_msg_to_smc
+ffffffff81a726e0 t ci_upload_dpm_level_enable_mask
+ffffffff81a72ad0 T ci_dpm_pre_set_power_state
+ffffffff81a72dc0 T ci_dpm_post_set_power_state
+ffffffff81a72e90 T ci_dpm_setup_asic
+ffffffff81a73110 T ci_dpm_enable
+ffffffff81a774e0 t ci_enable_didt
+ffffffff81a777c0 t ci_enable_power_containment
+ffffffff81a77da0 T ci_dpm_late_enable
+ffffffff81a77fd0 T ci_dpm_disable
+ffffffff81a789d0 T ci_dpm_set_power_state
+ffffffff81a79d00 T ci_dpm_display_configuration_changed
+ffffffff81a79ef0 T ci_dpm_fini
+ffffffff81a79f90 T ci_dpm_init
+ffffffff81a7b680 T ci_dpm_debugfs_print_current_performance_level
+ffffffff81a7b850 T ci_dpm_print_power_state
+ffffffff81a7b910 T ci_dpm_get_current_sclk
+ffffffff81a7ba20 T ci_dpm_get_current_mclk
+ffffffff81a7bb30 T ci_dpm_get_sclk
+ffffffff81a7bb80 T ci_dpm_get_mclk
+ffffffff81a7bbd0 t ci_populate_all_graphic_levels
+ffffffff81a7c140 t ci_populate_all_memory_levels
+ffffffff81a7cac0 t ci_do_program_memory_timing_parameters
+ffffffff81a7cd60 t ci_populate_smc_voltage_table
+ffffffff81a7cec0 t ci_enable_sclk_mclk_dpm
+ffffffff81a7e000 T ci_copy_bytes_to_smc
+ffffffff81a7e330 T ci_start_smc
+ffffffff81a7e370 T ci_reset_smc
+ffffffff81a7e3b0 T ci_program_jump_on_start
+ffffffff81a7e3e0 T ci_stop_smc_clock
+ffffffff81a7e420 T ci_start_smc_clock
+ffffffff81a7e460 T ci_is_smc_running
+ffffffff81a7e4d0 T ci_load_smc_ucode
+ffffffff81a7e6c0 T ci_read_smc_sram_dword
+ffffffff81a7e7e0 T ci_write_smc_sram_dword
+ffffffff81a7f000 T cik_get_allowed_info_register
+ffffffff81a7f0b0 T cik_didt_rreg
+ffffffff81a7f170 T cik_didt_wreg
+ffffffff81a7f210 T ci_get_temp
+ffffffff81a7f260 T kv_get_temp
+ffffffff81a7f2b0 T cik_pciep_rreg
+ffffffff81a7f370 T cik_pciep_wreg
+ffffffff81a7f420 T cik_get_xclk
+ffffffff81a7f490 T cik_mm_rdoorbell
+ffffffff81a7f4f0 T cik_mm_wdoorbell
+ffffffff81a7f530 T ci_mc_load_microcode
+ffffffff81a7f9b0 T cik_ring_test
+ffffffff81a7fc50 T cik_fence_gfx_ring_emit
+ffffffff81a80050 T cik_fence_compute_ring_emit
+ffffffff81a802d0 T cik_semaphore_ring_emit
+ffffffff81a804a0 T cik_copy_cpdma
+ffffffff81a80890 T cik_ring_ib_execute
+ffffffff81a80e50 T cik_ib_test
+ffffffff81a81130 T cik_gfx_get_rptr
+ffffffff81a81190 T cik_gfx_get_wptr
+ffffffff81a811c0 T cik_gfx_set_wptr
+ffffffff81a81210 T cik_compute_get_rptr
+ffffffff81a81310 T cik_compute_get_wptr
+ffffffff81a81410 T cik_compute_set_wptr
+ffffffff81a81470 T cik_gpu_check_soft_reset
+ffffffff81a81620 T cik_asic_reset
+ffffffff81a81c00 t cik_gpu_pci_config_reset
+ffffffff81a82730 T cik_gfx_is_lockup
+ffffffff81a82790 T cik_pcie_gart_tlb_flush
+ffffffff81a827f0 T cik_ib_parse
+ffffffff81a82820 T cik_vm_init
+ffffffff81a82890 T cik_vm_fini
+ffffffff81a828c0 T cik_vm_flush
+ffffffff81a83600 T cik_enter_rlc_safe_mode
+ffffffff81a83710 T cik_exit_rlc_safe_mode
+ffffffff81a83740 T cik_update_cg
+ffffffff81a83e80 t cik_enable_mgcg
+ffffffff81a84550 t cik_enable_cgcg
+ffffffff81a84a10 T cik_init_cp_pg_table
+ffffffff81a84ce0 T cik_get_csb_size
+ffffffff81a84d70 T cik_get_csb_buffer
+ffffffff81a84f20 T cik_irq_set
+ffffffff81a85c80 t cik_disable_interrupt_state
+ffffffff81a86300 T cik_irq_process
+ffffffff81a87290 t cik_irq_ack
+ffffffff81a87f30 T cik_resume
+ffffffff81a87fc0 t cik_init_golden_registers
+ffffffff81a88180 t cik_startup
+ffffffff81a8e460 T cik_suspend
+ffffffff81a8e740 t cik_irq_suspend
+ffffffff81a8e8d0 t cik_pcie_gart_disable
+ffffffff81a8ea40 T cik_init
+ffffffff81a8f1a0 t cik_init_microcode
+ffffffff81a90240 T cik_fini
+ffffffff81a905a0 T dce8_program_fmt
+ffffffff81a906e0 T dce8_bandwidth_update
+ffffffff81a90fe0 T cik_get_gpu_clock_counter
+ffffffff81a910c0 T cik_set_uvd_clocks
+ffffffff81a91130 t cik_set_uvd_clock
+ffffffff81a912b0 T cik_set_vce_clocks
+ffffffff81a91500 t cik_wait_for_rlc_serdes
+ffffffff81a91720 t cik_get_cu_active_bitmap
+ffffffff81a918e0 t radeon_bo_reserve
+ffffffff81a91a90 t radeon_bo_unreserve
+ffffffff81a91b80 t cik_update_gfx_pg
+ffffffff81a91e30 t cik_compute_stop
+ffffffff81a91ff0 t cik_cp_compute_fini
+ffffffff81a921a0 t dce8_latency_watermark
+ffffffff81a93000 T cik_sdma_get_rptr
+ffffffff81a93080 T cik_sdma_get_wptr
+ffffffff81a930e0 T cik_sdma_set_wptr
+ffffffff81a93150 T cik_sdma_ring_ib_execute
+ffffffff81a93570 T cik_sdma_fence_ring_emit
+ffffffff81a93750 t cik_sdma_hdp_flush_ring_emit
+ffffffff81a93990 T cik_sdma_semaphore_ring_emit
+ffffffff81a93ab0 T cik_sdma_enable
+ffffffff81a93d90 T cik_sdma_resume
+ffffffff81a94440 T cik_sdma_fini
+ffffffff81a94480 T cik_copy_dma
+ffffffff81a94880 T cik_sdma_ring_test
+ffffffff81a94b20 T cik_sdma_ib_test
+ffffffff81a94d50 T cik_sdma_is_lockup
+ffffffff81a94dd0 T cik_sdma_vm_copy_pages
+ffffffff81a94ee0 T cik_sdma_vm_write_pages
+ffffffff81a95080 T cik_sdma_vm_set_pages
+ffffffff81a951f0 T cik_sdma_vm_pad_ib
+ffffffff81a95240 T cik_dma_vm_flush
+ffffffff81a96000 T cypress_enable_spread_spectrum
+ffffffff81a961e0 T cypress_start_dpm
+ffffffff81a96240 T cypress_enable_sclk_control
+ffffffff81a962b0 T cypress_enable_mclk_control
+ffffffff81a96320 T cypress_notify_smc_display_change
+ffffffff81a96360 T cypress_program_response_times
+ffffffff81a96430 T cypress_advertise_gen2_capability
+ffffffff81a96500 T cypress_notify_link_speed_change_after_state_change
+ffffffff81a965d0 T cypress_notify_link_speed_change_before_state_change
+ffffffff81a96680 T cypress_get_strobe_mode_settings
+ffffffff81a96780 T cypress_get_mclk_frequency_ratio
+ffffffff81a96830 T cypress_map_clkf_to_ibias
+ffffffff81a968f0 T cypress_convert_power_level_to_smc
+ffffffff81a96d00 t cypress_populate_mclk_value
+ffffffff81a970f0 T cypress_upload_sw_state
+ffffffff81a97280 T cypress_upload_mc_reg_table
+ffffffff81a97330 t cypress_convert_mc_reg_table_to_smc
+ffffffff81a97590 T cypress_calculate_burst_time
+ffffffff81a97610 T cypress_program_memory_timing_parameters
+ffffffff81a97790 T cypress_populate_smc_initial_state
+ffffffff81a97b20 T cypress_populate_smc_acpi_state
+ffffffff81a97eb0 T cypress_construct_voltage_tables
+ffffffff81a97f50 t cypress_trim_voltage_table_to_fit_state_table
+ffffffff81a98140 T cypress_populate_smc_voltage_tables
+ffffffff81a98280 T cypress_get_mvdd_configuration
+ffffffff81a98360 T cypress_populate_mc_reg_table
+ffffffff81a985a0 T cypress_get_table_locations
+ffffffff81a98680 T cypress_enable_display_gap
+ffffffff81a986e0 T cypress_dpm_setup_asic
+ffffffff81a987d0 T cypress_dpm_enable
+ffffffff81a99360 t cypress_force_mc_use_s1
+ffffffff81a99650 t cypress_enable_dynamic_pcie_gen2
+ffffffff81a997d0 t cypress_gfx_clock_gating_enable
+ffffffff81a99bd0 t cypress_mg_clock_gating_enable
+ffffffff81a99fb0 T cypress_dpm_disable
+ffffffff81a9a290 T cypress_dpm_set_power_state
+ffffffff81a9a570 T cypress_dpm_display_configuration_changed
+ffffffff81a9a690 T cypress_dpm_init
+ffffffff81a9a900 T cypress_dpm_fini
+ffffffff81a9a990 T cypress_dpm_vblank_too_short
+ffffffff81a9a9f0 t cypress_wait_for_mc_sequencer
+ffffffff81a9b000 T dce3_2_afmt_hdmi_write_speaker_allocation
+ffffffff81a9b070 T dce3_2_afmt_dp_write_speaker_allocation
+ffffffff81a9b0e0 T dce3_2_afmt_write_sad_regs
+ffffffff81a9b1f0 T dce3_2_audio_set_dto
+ffffffff81a9b3f0 T dce3_2_hdmi_update_acr
+ffffffff81a9b7c0 T dce3_2_set_audio_packet
+ffffffff81a9b990 T dce3_2_set_mute
+ffffffff81a9c000 T dce6_endpoint_rreg
+ffffffff81a9c0f0 T dce6_endpoint_wreg
+ffffffff81a9c210 T dce6_audio_get_pin
+ffffffff81a9c380 T dce6_afmt_select_pin
+ffffffff81a9c420 T dce6_afmt_write_latency_fields
+ffffffff81a9c4d0 T dce6_afmt_hdmi_write_speaker_allocation
+ffffffff81a9c5a0 T dce6_afmt_dp_write_speaker_allocation
+ffffffff81a9c670 T dce6_afmt_write_sad_regs
+ffffffff81a9c7c0 T dce6_audio_enable
+ffffffff81a9c810 T dce6_hdmi_audio_set_dto
+ffffffff81a9c8a0 T dce6_dp_audio_set_dto
+ffffffff81a9d000 T eg_cg_rreg
+ffffffff81a9d0a0 T eg_cg_wreg
+ffffffff81a9d120 T eg_pif_phy0_rreg
+ffffffff81a9d1c0 T eg_pif_phy0_wreg
+ffffffff81a9d240 T eg_pif_phy1_rreg
+ffffffff81a9d2e0 T eg_pif_phy1_wreg
+ffffffff81a9d360 T evergreen_get_allowed_info_register
+ffffffff81a9d400 T evergreen_tiling_fields
+ffffffff81a9d4a0 T sumo_set_uvd_clocks
+ffffffff81a9d5a0 t sumo_set_uvd_clock
+ffffffff81a9d7d0 T evergreen_set_uvd_clocks
+ffffffff81a9df80 T evergreen_fix_pci_max_read_req_size
+ffffffff81a9e040 T dce4_program_fmt
+ffffffff81a9e160 T dce4_wait_for_vblank
+ffffffff81a9e460 T evergreen_page_flip
+ffffffff81a9e5b0 T evergreen_page_flip_pending
+ffffffff81a9e630 T evergreen_get_temp
+ffffffff81a9e720 T sumo_get_temp
+ffffffff81a9e780 T sumo_pm_init_profile
+ffffffff81a9e8c0 T btc_pm_init_profile
+ffffffff81a9e9d0 T evergreen_pm_misc
+ffffffff81a9eb20 T evergreen_pm_prepare
+ffffffff81a9ec40 T evergreen_pm_finish
+ffffffff81a9ed60 T evergreen_hpd_sense
+ffffffff81a9ede0 T evergreen_hpd_set_polarity
+ffffffff81a9ef20 T evergreen_hpd_init
+ffffffff81a9f010 T evergreen_hpd_fini
+ffffffff81a9f0c0 T evergreen_get_number_of_dram_channels
+ffffffff81a9f120 T evergreen_bandwidth_update
+ffffffff81a9f2f0 t evergreen_line_buffer_adjust
+ffffffff81a9f520 t evergreen_program_watermarks
+ffffffff81aa0010 T evergreen_mc_wait_for_idle
+ffffffff81aa00b0 T evergreen_pcie_gart_tlb_flush
+ffffffff81aa01a0 T evergreen_mc_stop
+ffffffff81aa0db0 T evergreen_mc_resume
+ffffffff81aa15f0 T evergreen_mc_program
+ffffffff81aa1b10 T evergreen_ring_ib_execute
+ffffffff81aa1fd0 T evergreen_mc_init
+ffffffff81aa2160 T evergreen_print_gpu_status_regs
+ffffffff81aa2190 T evergreen_is_display_hung
+ffffffff81aa23b0 T evergreen_gpu_check_soft_reset
+ffffffff81aa2530 T evergreen_gpu_pci_config_reset
+ffffffff81aa26f0 T evergreen_asic_reset
+ffffffff81aa2b10 T evergreen_gfx_is_lockup
+ffffffff81aa2b70 T sumo_rlc_fini
+ffffffff81aa2d30 t radeon_bo_reserve
+ffffffff81aa2ee0 t radeon_bo_unreserve
+ffffffff81aa2fd0 T sumo_rlc_init
+ffffffff81aa37c0 T evergreen_rlc_resume
+ffffffff81aa3c90 T evergreen_get_vblank_counter
+ffffffff81aa3d10 T evergreen_disable_interrupt_state
+ffffffff81aa4130 T evergreen_irq_set
+ffffffff81aa4700 T evergreen_irq_suspend
+ffffffff81aa4750 T evergreen_irq_process
+ffffffff81aa4e20 t evergreen_get_ih_wptr
+ffffffff81aa4f60 t evergreen_irq_ack
+ffffffff81aa58b0 T evergreen_resume
+ffffffff81aa5990 t evergreen_init_golden_registers
+ffffffff81aa5ba0 t evergreen_startup
+ffffffff81aa8a50 T evergreen_suspend
+ffffffff81aa8b00 t evergreen_pcie_gart_disable
+ffffffff81aa8ca0 T evergreen_init
+ffffffff81aa90d0 T evergreen_fini
+ffffffff81aa91d0 T evergreen_pcie_gen2_enable
+ffffffff81aa9410 T evergreen_program_aspm
+ffffffff81aa9da0 t evergreen_latency_watermark
+ffffffff81aaa000 T evergreen_cs_parse
+ffffffff81aac920 T evergreen_dma_cs_parse
+ffffffff81aadc50 T evergreen_ib_parse
+ffffffff81aae110 T evergreen_dma_ib_parse
+ffffffff81aae370 t evergreen_cs_track_check
+ffffffff81aaf420 t evergreen_cs_handle_reg
+ffffffff81ab13a0 t evergreen_surface_value_conv_check
+ffffffff81ab1680 t evergreen_surface_check
+ffffffff81ab1b20 t evergreen_cs_track_validate_htile
+ffffffff81ab1dd0 t evergreen_vm_reg_valid
+ffffffff81ab3000 T evergreen_dma_fence_ring_emit
+ffffffff81ab32c0 T evergreen_dma_ring_ib_execute
+ffffffff81ab3640 T evergreen_copy_dma
+ffffffff81ab3a00 T evergreen_dma_is_lockup
+ffffffff81ab4000 T dce4_audio_enable
+ffffffff81ab40e0 T evergreen_hdmi_update_acr
+ffffffff81ab4330 T dce4_afmt_write_latency_fields
+ffffffff81ab43a0 T dce4_afmt_hdmi_write_speaker_allocation
+ffffffff81ab4410 T dce4_afmt_dp_write_speaker_allocation
+ffffffff81ab4480 T evergreen_hdmi_write_sad_regs
+ffffffff81ab4590 T evergreen_set_avi_packet
+ffffffff81ab4760 T dce4_hdmi_audio_set_dto
+ffffffff81ab4890 T dce4_dp_audio_set_dto
+ffffffff81ab49c0 T dce4_set_vbi_packet
+ffffffff81ab4a10 T dce4_hdmi_set_color_depth
+ffffffff81ab4b00 T dce4_set_audio_packet
+ffffffff81ab4d40 T dce4_set_mute
+ffffffff81ab4e20 T evergreen_hdmi_enable
+ffffffff81ab5110 T evergreen_dp_enable
+ffffffff81ab6000 T kv_dpm_enable_bapm
+ffffffff81ab6060 T kv_dpm_enable
+ffffffff81ab76d0 t kv_enable_didt
+ffffffff81ab79b0 T kv_dpm_late_enable
+ffffffff81ab7ba0 T kv_dpm_powergate_uvd
+ffffffff81ab7d10 T kv_dpm_disable
+ffffffff81ab8090 T kv_dpm_force_performance_level
+ffffffff81ab8220 t kv_force_dpm_lowest
+ffffffff81ab8300 T kv_dpm_pre_set_power_state
+ffffffff81ab8900 T kv_dpm_set_power_state
+ffffffff81ab90f0 t kv_set_valid_clock_range
+ffffffff81ab92b0 t kv_calculate_ds_divider
+ffffffff81ab9430 t kv_calculate_nbps_level_settings
+ffffffff81ab95c0 t kv_update_vce_dpm
+ffffffff81ab97a0 T kv_dpm_post_set_power_state
+ffffffff81ab9840 T kv_dpm_setup_asic
+ffffffff81ab98a0 T kv_dpm_init
+ffffffff81aba170 T kv_dpm_debugfs_print_current_performance_level
+ffffffff81aba1d0 T kv_dpm_get_current_sclk
+ffffffff81aba240 T kv_dpm_get_current_mclk
+ffffffff81aba270 T kv_dpm_print_power_state
+ffffffff81aba310 T kv_dpm_fini
+ffffffff81aba3a0 T kv_dpm_display_configuration_changed
+ffffffff81aba3d0 T kv_dpm_get_sclk
+ffffffff81aba420 T kv_dpm_get_mclk
+ffffffff81abb000 T kv_notify_message_to_smu
+ffffffff81abb0e0 T kv_dpm_get_enable_mask
+ffffffff81abb1d0 T kv_send_msg_to_smc_with_parameter
+ffffffff81abb2d0 T kv_read_smc_sram_dword
+ffffffff81abb3b0 T kv_smc_dpm_enable
+ffffffff81abb500 T kv_smc_bapm_enable
+ffffffff81abb650 T kv_copy_bytes_to_smc
+ffffffff81abc000 T tn_smc_rreg
+ffffffff81abc090 T tn_smc_wreg
+ffffffff81abc110 T ni_mc_load_microcode
+ffffffff81abc3b0 T ni_init_microcode
+ffffffff81abc940 T cayman_get_allowed_info_register
+ffffffff81abc9e0 T tn_get_temp
+ffffffff81abca80 T cayman_pcie_gart_tlb_flush
+ffffffff81abcae0 T cayman_cp_int_cntl_setup
+ffffffff81abcb40 T cayman_fence_ring_emit
+ffffffff81abcee0 T cayman_ring_ib_execute
+ffffffff81abd360 T cayman_gfx_get_rptr
+ffffffff81abd410 T cayman_gfx_get_wptr
+ffffffff81abd480 T cayman_gfx_set_wptr
+ffffffff81abd540 T cayman_gpu_check_soft_reset
+ffffffff81abd700 T cayman_asic_reset
+ffffffff81abdb20 T cayman_gfx_is_lockup
+ffffffff81abdb80 T cayman_resume
+ffffffff81abdc10 t ni_init_golden_registers
+ffffffff81abdcf0 t cayman_startup
+ffffffff81ac09c0 T cayman_suspend
+ffffffff81ac0ab0 t cayman_pcie_gart_disable
+ffffffff81ac0c80 T cayman_init
+ffffffff81ac1170 T cayman_fini
+ffffffff81ac1300 T cayman_vm_init
+ffffffff81ac1370 T cayman_vm_fini
+ffffffff81ac13a0 T cayman_vm_decode_fault
+ffffffff81ac1430 T cayman_vm_flush
+ffffffff81ac18b0 T tn_set_vce_clocks
+ffffffff81ac2000 T cayman_dma_get_rptr
+ffffffff81ac2080 T cayman_dma_get_wptr
+ffffffff81ac20e0 T cayman_dma_set_wptr
+ffffffff81ac2120 T cayman_dma_ring_ib_execute
+ffffffff81ac24c0 T cayman_dma_stop
+ffffffff81ac25b0 T cayman_dma_resume
+ffffffff81ac28c0 T cayman_dma_fini
+ffffffff81ac29b0 T cayman_dma_is_lockup
+ffffffff81ac2a30 T cayman_dma_vm_copy_pages
+ffffffff81ac2b20 T cayman_dma_vm_write_pages
+ffffffff81ac2ca0 T cayman_dma_vm_set_pages
+ffffffff81ac2e00 T cayman_dma_vm_pad_ib
+ffffffff81ac2e50 T cayman_dma_vm_flush
+ffffffff81ac4000 T ni_get_pi
+ffffffff81ac4030 T ni_get_ps
+ffffffff81ac4060 T ni_dpm_vblank_too_short
+ffffffff81ac40c0 T ni_dpm_force_performance_level
+ffffffff81ac4240 T ni_copy_and_switch_arb_sets
+ffffffff81ac46d0 T ni_set_uvd_clock_before_set_eng_clock
+ffffffff81ac4750 T ni_set_uvd_clock_after_set_eng_clock
+ffffffff81ac47d0 T ni_dpm_setup_asic
+ffffffff81ac4ab0 T ni_update_current_ps
+ffffffff81ac4b60 T ni_update_requested_ps
+ffffffff81ac4c10 T ni_dpm_enable
+ffffffff81ac7fc0 t ni_enable_dynamic_pcie_gen2
+ffffffff81ac8150 t ni_populate_smc_tdp_limits
+ffffffff81ac8320 T ni_dpm_disable
+ffffffff81ac8750 T ni_dpm_pre_set_power_state
+ffffffff81ac8d40 T ni_dpm_set_power_state
+ffffffff81ac9e80 T ni_dpm_post_set_power_state
+ffffffff81ac9f50 T ni_dpm_init
+ffffffff81aca9a0 T ni_dpm_fini
+ffffffff81acaa40 T ni_dpm_print_power_state
+ffffffff81acab20 T ni_dpm_debugfs_print_current_performance_level
+ffffffff81acab60 T ni_dpm_get_current_sclk
+ffffffff81acabe0 T ni_dpm_get_current_mclk
+ffffffff81acac60 T ni_dpm_get_sclk
+ffffffff81acacc0 T ni_dpm_get_mclk
+ffffffff81acad20 t ni_do_program_memory_timing_parameters
+ffffffff81acae80 t ni_calculate_sclk_params
+ffffffff81acb0a0 t ni_calculate_power_boost_limit
+ffffffff81acb230 t ni_populate_mclk_value
+ffffffff81acc000 T r100_wait_for_vblank
+ffffffff81acc240 T r100_page_flip
+ffffffff81acc4b0 T r100_page_flip_pending
+ffffffff81acc590 T r100_pm_get_dynpm_state
+ffffffff81acc790 T r100_pm_init_profile
+ffffffff81acc870 T r100_pm_misc
+ffffffff81accc30 T r100_pm_prepare
+ffffffff81accd20 T r100_pm_finish
+ffffffff81acce10 T r100_gui_idle
+ffffffff81acce60 T r100_hpd_sense
+ffffffff81accee0 T r100_hpd_set_polarity
+ffffffff81acd010 T r100_hpd_init
+ffffffff81acd0a0 T r100_hpd_fini
+ffffffff81acd100 T r100_pci_gart_tlb_flush
+ffffffff81acd130 T r100_pci_gart_init
+ffffffff81acd200 T r100_pci_gart_get_page_entry
+ffffffff81acd230 T r100_pci_gart_set_page
+ffffffff81acd260 T r100_pci_gart_enable
+ffffffff81acd390 T r100_pci_gart_disable
+ffffffff81acd420 T r100_pci_gart_fini
+ffffffff81acd4c0 T r100_irq_set
+ffffffff81acd5e0 T r100_irq_disable
+ffffffff81acd670 T r100_irq_process
+ffffffff81acd990 T r100_get_vblank_counter
+ffffffff81acd9d0 T r100_fence_ring_emit
+ffffffff81acde40 T r100_semaphore_ring_emit
+ffffffff81acde70 T r100_copy_blit
+ffffffff81ace500 T r100_ring_start
+ffffffff81ace5f0 T r100_gfx_get_rptr
+ffffffff81ace650 T r100_gfx_get_wptr
+ffffffff81ace680 T r100_gfx_set_wptr
+ffffffff81ace6d0 T r100_cp_init
+ffffffff81acecf0 T r100_debugfs_cp_init
+ffffffff81aced20 T r100_cp_fini
+ffffffff81acedc0 T r100_cp_disable
+ffffffff81acef40 T r100_gui_wait_for_idle
+ffffffff81acf030 T r100_reloc_pitch_offset
+ffffffff81acf160 T r100_packet3_load_vbpntr
+ffffffff81acf420 T r100_cs_parse_packet0
+ffffffff81acf530 T r100_cs_packet_parse_vline
+ffffffff81acf720 T r100_cs_track_check_pkt3_indx_buffer
+ffffffff81acf7a0 T r100_cs_parse
+ffffffff81ad09b0 T r100_cs_track_clear
+ffffffff81ad0d00 T r100_cs_track_check
+ffffffff81ad15f0 T r100_mc_wait_for_idle
+ffffffff81ad1680 T r100_gpu_is_lockup
+ffffffff81ad1700 T r100_enable_bm
+ffffffff81ad1760 T r100_bm_disable
+ffffffff81ad1870 T r100_asic_reset
+ffffffff81ad1da0 T r100_mc_stop
+ffffffff81ad2080 T r100_mc_resume
+ffffffff81ad21b0 T r100_set_common_regs
+ffffffff81ad2410 T r100_vram_init_sizes
+ffffffff81ad2640 T r100_vga_set_state
+ffffffff81ad26b0 T r100_pll_errata_after_index
+ffffffff81ad2730 T r100_pll_rreg
+ffffffff81ad2910 T r100_pll_wreg
+ffffffff81ad2ad0 T r100_debugfs_rbbm_init
+ffffffff81ad2b00 T r100_debugfs_mc_info_init
+ffffffff81ad2b30 T r100_set_surface_reg
+ffffffff81ad2da0 T r100_clear_surface_reg
+ffffffff81ad2e60 T r100_bandwidth_update
+ffffffff81ad3910 T r100_ring_test
+ffffffff81ad3c10 T r100_ring_ib_execute
+ffffffff81ad3e70 T r100_ib_test
+ffffffff81ad4210 T r100_vga_render_disable
+ffffffff81ad4280 T r100_resume
+ffffffff81ad44d0 t r100_startup
+ffffffff81ad4a90 T r100_suspend
+ffffffff81ad4bd0 T r100_fini
+ffffffff81ad4d90 T r100_restore_sanity
+ffffffff81ad4e80 T r100_init
+ffffffff81ad5550 T r100_mm_rreg_slow
+ffffffff81ad55e0 T r100_mm_wreg_slow
+ffffffff81ad5660 T r100_io_rreg
+ffffffff81ad56d0 T r100_io_wreg
+ffffffff81ad5730 t r100_get_vtx_size
+ffffffff81ad5860 t r100_cs_track_texture_print
+ffffffff81ad6000 T r200_copy_dma
+ffffffff81ad6480 T r200_packet0_check
+ffffffff81ad7420 T r200_set_safe_registers
+ffffffff81ad8000 T rv370_pcie_rreg
+ffffffff81ad80a0 T rv370_pcie_wreg
+ffffffff81ad8130 T rv370_pcie_gart_tlb_flush
+ffffffff81ad82f0 T rv370_pcie_gart_get_page_entry
+ffffffff81ad8340 T rv370_pcie_gart_set_page
+ffffffff81ad8380 T rv370_pcie_gart_init
+ffffffff81ad8450 T rv370_pcie_gart_enable
+ffffffff81ad88e0 T rv370_pcie_gart_disable
+ffffffff81ad8b10 T rv370_pcie_gart_fini
+ffffffff81ad8b40 T r300_fence_ring_emit
+ffffffff81ad90d0 T r300_ring_start
+ffffffff81ad9ae0 T r300_mc_wait_for_idle
+ffffffff81ad9b70 T r300_asic_reset
+ffffffff81ad9ea0 T r300_mc_init
+ffffffff81ad9f70 T rv370_set_pcie_lanes
+ffffffff81ada1d0 T rv370_get_pcie_lanes
+ffffffff81ada2a0 T r300_cs_parse
+ffffffff81ada620 t r300_packet0_check
+ffffffff81adb510 T r300_set_reg_safe
+ffffffff81adb550 T r300_mc_program
+ffffffff81adb750 T r300_clock_startup
+ffffffff81adb7d0 T r300_resume
+ffffffff81adb9d0 t r300_startup
+ffffffff81adbd60 T r300_suspend
+ffffffff81adbde0 T r300_fini
+ffffffff81adbec0 T r300_init
+ffffffff81add000 T r420_pm_init_profile
+ffffffff81add0e0 T r420_pipes_init
+ffffffff81add320 T r420_mc_rreg
+ffffffff81add3c0 T r420_mc_wreg
+ffffffff81add450 T r420_resume
+ffffffff81add650 t r420_startup
+ffffffff81adda00 T r420_suspend
+ffffffff81addba0 T r420_fini
+ffffffff81addc80 T r420_init
+ffffffff81addf40 T r420_debugfs_pipes_info_init
+ffffffff81ade000 T r520_mc_wait_for_idle
+ffffffff81ade090 T r520_resume
+ffffffff81ade1b0 t r520_startup
+ffffffff81ade5e0 T r520_init
+ffffffff81adf000 T r600_rcu_rreg
+ffffffff81adf0a0 T r600_rcu_wreg
+ffffffff81adf130 T r600_uvd_ctx_rreg
+ffffffff81adf1d0 T r600_uvd_ctx_wreg
+ffffffff81adf260 T r600_get_allowed_info_register
+ffffffff81adf2f0 T r600_get_xclk
+ffffffff81adf320 T r600_set_uvd_clocks
+ffffffff81adfa20 T dce3_program_fmt
+ffffffff81adfb40 T rv6xx_get_temp
+ffffffff81adfbc0 T r600_pm_get_dynpm_state
+ffffffff81adffc0 T rs780_pm_init_profile
+ffffffff81ae0100 T r600_pm_init_profile
+ffffffff81ae0390 T r600_pm_misc
+ffffffff81ae0440 T r600_gui_idle
+ffffffff81ae0490 T r600_hpd_sense
+ffffffff81ae0610 T r600_hpd_set_polarity
+ffffffff81ae0960 T r600_hpd_init
+ffffffff81ae0b90 T r600_hpd_fini
+ffffffff81ae0d80 T r600_pcie_gart_tlb_flush
+ffffffff81ae0f10 T r600_pcie_gart_init
+ffffffff81ae0fb0 T r600_mc_wait_for_idle
+ffffffff81ae1050 T rs780_mc_rreg
+ffffffff81ae1110 T rs780_mc_wreg
+ffffffff81ae11c0 T r600_vram_scratch_init
+ffffffff81ae12c0 t radeon_bo_reserve
+ffffffff81ae1470 t radeon_bo_unreserve
+ffffffff81ae1560 T r600_vram_scratch_fini
+ffffffff81ae15d0 T r600_set_bios_scratch_engine_hung
+ffffffff81ae1640 T r600_gpu_check_soft_reset
+ffffffff81ae19d0 T r600_asic_reset
+ffffffff81ae1ea0 t r600_gpu_pci_config_reset
+ffffffff81ae2160 T r600_gfx_is_lockup
+ffffffff81ae21c0 T r6xx_remap_render_backend
+ffffffff81ae2350 T r600_count_pipe_bits
+ffffffff81ae23c0 T r600_pciep_rreg
+ffffffff81ae2480 T r600_pciep_wreg
+ffffffff81ae2530 T r600_cp_stop
+ffffffff81ae25d0 T r600_init_microcode
+ffffffff81ae2e00 T r600_gfx_get_rptr
+ffffffff81ae2e60 T r600_gfx_get_wptr
+ffffffff81ae2e90 T r600_gfx_set_wptr
+ffffffff81ae2ee0 T r600_cp_start
+ffffffff81ae3270 T r600_cp_resume
+ffffffff81ae36c0 T r600_ring_init
+ffffffff81ae3760 T r600_cp_fini
+ffffffff81ae3800 T r600_scratch_init
+ffffffff81ae3870 T r600_ring_test
+ffffffff81ae3b10 T r600_fence_ring_emit
+ffffffff81ae43c0 T r600_semaphore_ring_emit
+ffffffff81ae45a0 T r600_copy_cpdma
+ffffffff81ae4b30 T r600_set_surface_reg
+ffffffff81ae4b60 T r600_clear_surface_reg
+ffffffff81ae4b90 T r600_vga_set_state
+ffffffff81ae4bf0 T r600_resume
+ffffffff81ae4c80 t r600_startup
+ffffffff81ae7490 T r600_suspend
+ffffffff81ae7670 T r600_irq_suspend
+ffffffff81ae7790 t r600_pcie_gart_disable
+ffffffff81ae7ad0 T r600_init
+ffffffff81ae8310 T r600_debugfs_mc_info_init
+ffffffff81ae8340 T r600_ih_ring_init
+ffffffff81ae83b0 T r600_irq_fini
+ffffffff81ae8540 T r600_fini
+ffffffff81ae86e0 T r600_ring_ib_execute
+ffffffff81ae8b60 T r600_ib_test
+ffffffff81ae8e00 T r600_ih_ring_alloc
+ffffffff81ae8f20 T r600_ih_ring_fini
+ffffffff81ae8fb0 T r600_rlc_stop
+ffffffff81ae9180 T r600_disable_interrupts
+ffffffff81ae9290 T r600_irq_init
+ffffffff81ae98b0 t r600_disable_interrupt_state
+ffffffff81ae9d90 T r600_irq_disable
+ffffffff81ae9ea0 T r600_irq_set
+ffffffff81aea690 t r600_irq_ack
+ffffffff81aeae30 T r600_irq_process
+ffffffff81aeb3b0 t r600_get_ih_wptr
+ffffffff81aeb4f0 T r600_mmio_hdp_flush
+ffffffff81aeb590 T r600_set_pcie_lanes
+ffffffff81aeb6d0 T r600_get_pcie_lanes
+ffffffff81aeb7b0 T r600_get_gpu_clock_counter
+ffffffff81aec000 T r600_fmt_is_valid_color
+ffffffff81aec040 T r600_fmt_is_valid_texture
+ffffffff81aec090 T r600_fmt_get_blocksize
+ffffffff81aec0d0 T r600_fmt_get_nblocksx
+ffffffff81aec120 T r600_fmt_get_nblocksy
+ffffffff81aec170 T r600_cs_common_vline_parse
+ffffffff81aec440 T r600_mip_minify
+ffffffff81aec4a0 T r600_cs_parse
+ffffffff81aee600 T r600_dma_cs_next_reloc
+ffffffff81aee680 T r600_dma_cs_parse
+ffffffff81aeedf0 t r600_cs_track_check
+ffffffff81af0010 t r600_cs_check_reg
+ffffffff81af1000 T r600_dma_get_rptr
+ffffffff81af1070 T r600_dma_get_wptr
+ffffffff81af10c0 T r600_dma_set_wptr
+ffffffff81af10f0 T r600_dma_stop
+ffffffff81af1190 T r600_dma_resume
+ffffffff81af1450 T r600_dma_fini
+ffffffff81af14e0 T r600_dma_is_lockup
+ffffffff81af1540 T r600_dma_ring_test
+ffffffff81af17a0 T r600_dma_fence_ring_emit
+ffffffff81af1990 T r600_dma_semaphore_ring_emit
+ffffffff81af1ab0 T r600_dma_ib_test
+ffffffff81af1ca0 T r600_dma_ring_ib_execute
+ffffffff81af2020 T r600_copy_dma
+ffffffff81af3000 T r600_dpm_print_class_info
+ffffffff81af32c0 T r600_dpm_print_cap_info
+ffffffff81af3340 T r600_dpm_print_ps_status
+ffffffff81af33d0 T r600_dpm_get_vblank_time
+ffffffff81af3490 T r600_dpm_get_vrefresh
+ffffffff81af3520 T r600_calculate_u_and_p
+ffffffff81af3590 T r600_calculate_at
+ffffffff81af3640 T r600_gfx_clockgating_enable
+ffffffff81af37b0 T r600_dynamicpm_enable
+ffffffff81af3820 T r600_enable_thermal_protection
+ffffffff81af3890 T r600_enable_acpi_pm
+ffffffff81af38f0 T r600_enable_dynamic_pcie_gen2
+ffffffff81af3960 T r600_dynamicpm_enabled
+ffffffff81af39b0 T r600_enable_sclk_control
+ffffffff81af3a20 T r600_enable_mclk_control
+ffffffff81af3a90 T r600_enable_spll_bypass
+ffffffff81af3b00 T r600_wait_for_spll_change
+ffffffff81af3b90 T r600_set_bsp
+ffffffff81af3bc0 T r600_set_at
+ffffffff81af3c30 T r600_set_tc
+ffffffff81af3c90 T r600_select_td
+ffffffff81af3da0 T r600_set_vrc
+ffffffff81af3dd0 T r600_set_tpu
+ffffffff81af3e30 T r600_set_tpc
+ffffffff81af3e90 T r600_set_sstu
+ffffffff81af3ef0 T r600_set_sst
+ffffffff81af3f50 T r600_set_git
+ffffffff81af3fb0 T r600_set_fctu
+ffffffff81af4010 T r600_set_fct
+ffffffff81af4070 T r600_set_ctxcgtt3d_rphc
+ffffffff81af40d0 T r600_set_ctxcgtt3d_rsdc
+ffffffff81af4140 T r600_set_vddc3d_oorsu
+ffffffff81af41a0 T r600_set_vddc3d_oorphc
+ffffffff81af4200 T r600_set_vddc3d_oorsdc
+ffffffff81af4270 T r600_set_mpll_lock_time
+ffffffff81af42d0 T r600_set_mpll_reset_time
+ffffffff81af4330 T r600_engine_clock_entry_enable
+ffffffff81af4400 T r600_engine_clock_entry_enable_pulse_skipping
+ffffffff81af44d0 T r600_engine_clock_entry_enable_post_divider
+ffffffff81af45a0 T r600_engine_clock_entry_set_post_divider
+ffffffff81af4660 T r600_engine_clock_entry_set_reference_divider
+ffffffff81af4720 T r600_engine_clock_entry_set_feedback_divider
+ffffffff81af47e0 T r600_engine_clock_entry_set_step_time
+ffffffff81af48a0 T r600_vid_rt_set_ssu
+ffffffff81af4900 T r600_vid_rt_set_vru
+ffffffff81af4960 T r600_vid_rt_set_vrt
+ffffffff81af49c0 T r600_voltage_control_enable_pins
+ffffffff81af4a20 T r600_voltage_control_program_voltages
+ffffffff81af4ae0 T r600_voltage_control_deactivate_static_control
+ffffffff81af4bd0 T r600_power_level_enable
+ffffffff81af4c60 T r600_power_level_set_voltage_index
+ffffffff81af4ce0 T r600_power_level_set_mem_clock_index
+ffffffff81af4d60 T r600_power_level_set_eng_clock_index
+ffffffff81af4de0 T r600_power_level_set_watermark_id
+ffffffff81af4e70 T r600_power_level_set_pcie_gen2
+ffffffff81af4ef0 T r600_power_level_get_current_index
+ffffffff81af4f40 T r600_power_level_get_target_index
+ffffffff81af4f90 T r600_power_level_set_enter_index
+ffffffff81af4ff0 T r600_wait_for_power_level_unequal
+ffffffff81af50e0 T r600_wait_for_power_level
+ffffffff81af51d0 T r600_start_dpm
+ffffffff81af55e0 T r600_stop_dpm
+ffffffff81af5640 T r600_dpm_pre_set_power_state
+ffffffff81af5670 T r600_dpm_post_set_power_state
+ffffffff81af56a0 T r600_is_uvd_state
+ffffffff81af56d0 T r600_is_internal_thermal_sensor
+ffffffff81af5710 T r600_dpm_late_enable
+ffffffff81af5870 T r600_get_platform_caps
+ffffffff81af5910 T r600_parse_extended_power_table
+ffffffff81af68c0 T r600_free_extended_power_table
+ffffffff81af69c0 T r600_get_pcie_gen_support
+ffffffff81af6a10 T r600_get_pcie_lane_support
+ffffffff81af6a70 T r600_encode_pci_lane_width
+ffffffff81af7000 T r600_audio_update_hdmi
+ffffffff81af7190 t r600_audio_status
+ffffffff81af72e0 T r600_hdmi_buffer_status_changed
+ffffffff81af7380 T r600_hdmi_update_audio_settings
+ffffffff81af7760 T r600_audio_enable
+ffffffff81af7840 T r600_audio_get_pin
+ffffffff81af7870 T r600_hdmi_update_acr
+ffffffff81af7cb0 T r600_set_avi_packet
+ffffffff81af7f10 T r600_hdmi_audio_workaround
+ffffffff81af7fd0 T r600_hdmi_audio_set_dto
+ffffffff81af80f0 T r600_set_vbi_packet
+ffffffff81af81a0 T r600_set_audio_packet
+ffffffff81af8540 T r600_set_mute
+ffffffff81af8620 T r600_hdmi_enable
+ffffffff81af9000 T radeon_acpi_is_pcie_performance_request_supported
+ffffffff81af9040 T radeon_acpi_pcie_notify_device_ready
+ffffffff81af9130 T radeon_acpi_pcie_performance_request
+ffffffff81af9530 T radeon_acpi_init
+ffffffff81af9af0 t radeon_acpi_event
+ffffffff81af9d80 T radeon_acpi_fini
+ffffffff81afa000 T radeon_agp_init
+ffffffff81afa390 T radeon_agp_resume
+ffffffff81afa410 T radeon_agp_fini
+ffffffff81afa450 T radeon_agp_suspend
+ffffffff81afb000 T radeon_agp_disable
+ffffffff81afb100 T radeon_asic_init
+ffffffff81afba20 t radeon_invalid_rreg
+ffffffff81afba60 t radeon_invalid_wreg
+ffffffff81afbaa0 t radeon_invalid_get_allowed_info_register
+ffffffff81afc000 T radeon_atombios_i2c_init
+ffffffff81afc370 T radeon_atombios_lookup_gpio
+ffffffff81afc480 T radeon_get_atom_connector_info_from_object_table
+ffffffff81afce20 t radeon_lookup_i2c_gpio
+ffffffff81afd110 t radeon_atom_apply_quirks
+ffffffff81afd580 T radeon_get_atom_connector_info_from_supported_devices_table
+ffffffff81afdad0 T radeon_atom_get_clock_info
+ffffffff81afde10 T radeon_atombios_sideport_present
+ffffffff81afdec0 T radeon_atombios_get_tmds_info
+ffffffff81afe0b0 T radeon_atombios_get_ppll_ss_info
+ffffffff81afe1d0 T radeon_atombios_get_asic_ss_info
+ffffffff81afe550 T radeon_atombios_get_lvds_info
+ffffffff81afe8c0 T radeon_atombios_get_primary_dac_info
+ffffffff81afe980 T radeon_atom_get_tv_timings
+ffffffff81afec30 T radeon_atombios_get_tv_info
+ffffffff81afecc0 T radeon_atombios_get_tv_dac_info
+ffffffff81afee10 T radeon_atombios_get_default_voltages
+ffffffff81afeed0 T radeon_atombios_get_power_modes
+ffffffff81afff90 T radeon_atom_get_clock_dividers
+ffffffff81b00290 T radeon_atom_get_memory_pll_dividers
+ffffffff81b003d0 T radeon_atom_set_clock_gating
+ffffffff81b00420 T radeon_atom_get_engine_clock
+ffffffff81b00470 T radeon_atom_get_memory_clock
+ffffffff81b004c0 T radeon_atom_set_engine_clock
+ffffffff81b00510 T radeon_atom_set_memory_clock
+ffffffff81b00560 T radeon_atom_set_engine_dram_timings
+ffffffff81b005d0 T radeon_atom_update_memory_dll
+ffffffff81b00620 T radeon_atom_set_ac_timing
+ffffffff81b00670 T radeon_atom_set_voltage
+ffffffff81b00740 T radeon_atom_get_max_vddc
+ffffffff81b00810 T radeon_atom_get_leakage_vddc_based_on_leakage_idx
+ffffffff81b00830 T radeon_atom_get_leakage_id_from_vbios
+ffffffff81b008f0 T radeon_atom_get_leakage_vddc_based_on_leakage_params
+ffffffff81b00ae0 T radeon_atom_get_voltage_evv
+ffffffff81b00ba0 T radeon_atom_get_voltage_gpio_settings
+ffffffff81b00ca0 T radeon_atom_is_voltage_gpio
+ffffffff81b00e40 T radeon_atom_get_svi2_info
+ffffffff81b00f20 T radeon_atom_get_max_voltage
+ffffffff81b01090 T radeon_atom_get_min_voltage
+ffffffff81b011f0 T radeon_atom_get_voltage_step
+ffffffff81b012f0 T radeon_atom_round_to_true_voltage
+ffffffff81b013c0 T radeon_atom_get_voltage_table
+ffffffff81b01610 T radeon_atom_get_memory_info
+ffffffff81b017b0 T radeon_atom_get_mclk_range_table
+ffffffff81b019e0 T radeon_atom_init_mc_reg_table
+ffffffff81b01c50 T radeon_atom_initialize_bios_scratch_regs
+ffffffff81b01d80 T radeon_save_bios_scratch_regs
+ffffffff81b01ee0 T radeon_restore_bios_scratch_regs
+ffffffff81b02020 T radeon_atom_output_lock
+ffffffff81b020c0 T radeon_atombios_connected_scratch_regs
+ffffffff81b02570 T radeon_atombios_encoder_crtc_scratch_regs
+ffffffff81b02740 T radeon_atombios_encoder_dpms_scratch_regs
+ffffffff81b02a10 t radeon_atombios_parse_misc_flags_1_3
+ffffffff81b02c00 t radeon_atombios_add_pplib_thermal_controller
+ffffffff81b02db0 t radeon_atombios_parse_pplib_clock_info
+ffffffff81b03070 t radeon_atombios_parse_pplib_non_clock_info
+ffffffff81b04000 T radeon_audio_init
+ffffffff81b042b0 T radeon_audio_endpoint_rreg
+ffffffff81b042f0 T radeon_audio_endpoint_wreg
+ffffffff81b04330 T radeon_audio_get_pin
+ffffffff81b04380 T radeon_audio_detect
+ffffffff81b04690 T radeon_audio_fini
+ffffffff81b047b0 T radeon_audio_mode_set
+ffffffff81b047f0 T radeon_audio_dpms
+ffffffff81b04840 T radeon_audio_decode_dfs_div
+ffffffff81b048a0 t radeon_audio_hdmi_mode_set
+ffffffff81b04ef0 t radeon_audio_write_sad_regs
+ffffffff81b04fc0 t radeon_audio_set_avi_packet
+ffffffff81b05110 t radeon_audio_dp_mode_set
+ffffffff81b052d0 t radeon_audio_rreg
+ffffffff81b05310 t radeon_audio_wreg
+ffffffff81b06000 T radeon_benchmark
+ffffffff81b06940 t radeon_benchmark_move
+ffffffff81b06cf0 t radeon_bo_reserve
+ffffffff81b06ea0 t radeon_bo_unreserve
+ffffffff81b07000 T radeon_get_bios
+ffffffff81b08510 t igp_read_bios_from_vram
+ffffffff81b08630 t radeon_read_bios
+ffffffff81b09000 T radeon_legacy_get_engine_clock
+ffffffff81b090d0 T radeon_legacy_get_memory_clock
+ffffffff81b091a0 T radeon_get_clock_info
+ffffffff81b09740 T radeon_legacy_set_engine_clock
+ffffffff81b09ad0 T radeon_legacy_set_clock_gating
+ffffffff81b0c000 T radeon_combios_check_hardcoded_edid
+ffffffff81b0c100 T radeon_bios_get_hardcoded_edid
+ffffffff81b0c180 T radeon_combios_i2c_init
+ffffffff81b0c650 t combios_setup_i2c_bus
+ffffffff81b0c930 T radeon_combios_get_clock_info
+ffffffff81b0cb70 T radeon_combios_sideport_present
+ffffffff81b0cc00 T radeon_combios_get_primary_dac_info
+ffffffff81b0cd60 T radeon_combios_get_tv_info
+ffffffff81b0cdf0 T radeon_combios_get_tv_dac_info
+ffffffff81b0d0b0 T radeon_combios_get_lvds_info
+ffffffff81b0d710 T radeon_legacy_get_tmds_info_from_table
+ffffffff81b0d7e0 T radeon_legacy_get_tmds_info_from_combios
+ffffffff81b0d970 T radeon_legacy_get_ext_tmds_info_from_table
+ffffffff81b0da10 T radeon_legacy_get_ext_tmds_info_from_combios
+ffffffff81b0db80 T radeon_get_legacy_connector_info_from_table
+ffffffff81b0f630 T radeon_get_legacy_connector_info_from_bios
+ffffffff81b10390 T radeon_combios_get_power_modes
+ffffffff81b10a90 T radeon_external_tmds_setup
+ffffffff81b10b50 T radeon_combios_external_tmds_setup
+ffffffff81b111a0 T radeon_combios_asic_init
+ffffffff81b11900 t combios_parse_mmio_table
+ffffffff81b11b40 t combios_parse_pll_table
+ffffffff81b11e30 T radeon_combios_initialize_bios_scratch_regs
+ffffffff81b11f20 T radeon_combios_output_lock
+ffffffff81b11f90 T radeon_combios_connected_scratch_regs
+ffffffff81b121c0 T radeon_combios_encoder_crtc_scratch_regs
+ffffffff81b122d0 T radeon_combios_encoder_dpms_scratch_regs
+ffffffff81b13000 T radeon_connector_hotplug
+ffffffff81b13130 T radeon_get_monitor_bpc
+ffffffff81b13450 T radeon_connector_edid
+ffffffff81b13500 T radeon_connector_encoder_get_dp_bridge_encoder_id
+ffffffff81b135e0 T radeon_connector_is_dp12_capable
+ffffffff81b136e0 T radeon_add_atom_connector
+ffffffff81b144f0 T radeon_add_legacy_connector
+ffffffff81b149e0 T radeon_setup_mst_connector
+ffffffff81b14a70 t radeon_dp_detect
+ffffffff81b14d40 t radeon_dvi_force
+ffffffff81b14d80 t radeon_connector_set_property
+ffffffff81b15420 t radeon_connector_unregister
+ffffffff81b15480 t radeon_connector_destroy
+ffffffff81b154f0 t radeon_best_single_encoder
+ffffffff81b155a0 t radeon_connector_update_scratch_regs
+ffffffff81b15750 t radeon_connector_get_edid
+ffffffff81b15870 t radeon_find_encoder
+ffffffff81b15950 t radeon_dp_get_modes
+ffffffff81b15d10 t radeon_dp_mode_valid
+ffffffff81b15ea0 t radeon_dvi_encoder
+ffffffff81b16060 t radeon_add_common_modes
+ffffffff81b16150 t radeon_lvds_set_property
+ffffffff81b16200 t radeon_vga_detect
+ffffffff81b163d0 t radeon_connector_analog_encoder_conflict_solve
+ffffffff81b16590 t radeon_vga_get_modes
+ffffffff81b16650 t radeon_vga_mode_valid
+ffffffff81b166b0 t radeon_dvi_detect
+ffffffff81b16cc0 t radeon_dvi_mode_valid
+ffffffff81b16e50 t radeon_tv_detect
+ffffffff81b16ef0 t radeon_tv_get_modes
+ffffffff81b16fa0 t radeon_tv_mode_valid
+ffffffff81b16ff0 t radeon_lvds_detect
+ffffffff81b170b0 t radeon_lvds_get_modes
+ffffffff81b17300 t radeon_lvds_mode_valid
+ffffffff81b18000 T radeon_cs_parser_init
+ffffffff81b18480 T radeon_cs_ioctl
+ffffffff81b18fa0 t radeon_cs_parser_fini
+ffffffff81b19110 T radeon_cs_packet_parse
+ffffffff81b192b0 T radeon_cs_packet_next_is_pkt3_nop
+ffffffff81b19300 T radeon_cs_dump_packet
+ffffffff81b19340 T radeon_cs_packet_next_reloc
+ffffffff81b19490 t cmp_size_smaller_first
+ffffffff81b1a000 T radeon_crtc_cursor_move
+ffffffff81b1a070 t radeon_lock_cursor
+ffffffff81b1a200 t radeon_cursor_move_locked
+ffffffff81b1a760 T radeon_crtc_cursor_set2
+ffffffff81b1a9b0 t radeon_hide_cursor
+ffffffff81b1aa80 t radeon_bo_reserve
+ffffffff81b1ac30 t radeon_bo_unreserve
+ffffffff81b1ad20 t radeon_show_cursor
+ffffffff81b1b010 T radeon_cursor_reset
+ffffffff81b1c000 T radeon_is_px
+ffffffff81b1c040 T radeon_program_register_sequence
+ffffffff81b1c190 T radeon_pci_config_reset
+ffffffff81b1c1c0 T radeon_surface_init
+ffffffff81b1c390 T radeon_scratch_init
+ffffffff81b1c410 T radeon_scratch_get
+ffffffff81b1c490 T radeon_scratch_free
+ffffffff81b1c4e0 T radeon_doorbell_get
+ffffffff81b1c590 T radeon_doorbell_free
+ffffffff81b1c5d0 T radeon_wb_disable
+ffffffff81b1c600 T radeon_wb_fini
+ffffffff81b1c690 t radeon_bo_reserve
+ffffffff81b1c840 t radeon_bo_unreserve
+ffffffff81b1c930 T radeon_wb_init
+ffffffff81b1cc20 T radeon_vram_location
+ffffffff81b1cd50 T radeon_gtt_location
+ffffffff81b1ce80 T radeon_device_is_virtual
+ffffffff81b1ceb0 T radeon_card_posted
+ffffffff81b1d160 T radeon_update_bandwidth_info
+ffffffff81b1d1e0 T radeon_boot_test_post_card
+ffffffff81b1d290 T radeon_dummy_page_init
+ffffffff81b1d340 T radeon_dummy_page_fini
+ffffffff81b1d3a0 T radeon_atombios_init
+ffffffff81b1d530 t cail_reg_read
+ffffffff81b1d580 t cail_reg_write
+ffffffff81b1d5d0 t cail_ioreg_read
+ffffffff81b1d5f0 t cail_ioreg_write
+ffffffff81b1d610 t cail_mc_read
+ffffffff81b1d630 t cail_mc_write
+ffffffff81b1d650 t cail_pll_read
+ffffffff81b1d670 t cail_pll_write
+ffffffff81b1d690 T radeon_atombios_fini
+ffffffff81b1d720 T radeon_combios_init
+ffffffff81b1d760 T radeon_combios_fini
+ffffffff81b1d790 T radeon_device_init
+ffffffff81b1e350 T radeon_device_fini
+ffffffff81b1e430 T radeon_suspend_kms
+ffffffff81b1e740 T radeon_resume_kms
+ffffffff81b1e9a0 T radeon_gpu_reset
+ffffffff81b1ed60 T radeon_debugfs_add_files
+ffffffff81b1f000 T radeon_crtc_load_lut
+ffffffff81b1ff10 T radeon_crtc_handle_vblank
+ffffffff81b20050 T radeon_get_crtc_scanoutpos
+ffffffff81b206d0 T radeon_crtc_handle_flip
+ffffffff81b207d0 T radeon_compute_pll_avivo
+ffffffff81b20d00 T radeon_compute_pll_legacy
+ffffffff81b213e0 T radeon_framebuffer_init
+ffffffff81b21450 T radeon_update_display_priority
+ffffffff81b214b0 T radeon_modeset_init
+ffffffff81b21bf0 T radeon_modeset_fini
+ffffffff81b21d40 T radeon_crtc_scaling_mode_fixup
+ffffffff81b22090 t radeon_user_framebuffer_create
+ffffffff81b221c0 t radeon_crtc_gamma_set
+ffffffff81b22200 t radeon_crtc_destroy
+ffffffff81b22240 t radeon_crtc_set_config
+ffffffff81b22300 t radeon_crtc_page_flip_target
+ffffffff81b22770 t radeon_flip_work_func
+ffffffff81b229e0 t radeon_unpin_work_func
+ffffffff81b22a60 t radeon_bo_reserve
+ffffffff81b22c10 t radeon_bo_unreserve
+ffffffff81b23000 T radeon_dp_aux_transfer_native
+ffffffff81b24000 T radeon_dp_mst_prepare_pll
+ffffffff81b24100 T radeon_dp_mst_init
+ffffffff81b24170 T radeon_dp_mst_probe
+ffffffff81b24230 T radeon_dp_mst_check_status
+ffffffff81b24380 T radeon_mst_debugfs_init
+ffffffff81b243b0 t radeon_dp_add_mst_connector
+ffffffff81b245a0 t radeon_dp_register_mst_connector
+ffffffff81b245d0 t radeon_dp_destroy_mst_connector
+ffffffff81b24620 t radeon_dp_mst_hotplug
+ffffffff81b24640 t radeon_dp_mst_detect
+ffffffff81b24660 t radeon_dp_mst_connector_destroy
+ffffffff81b246b0 t radeon_dp_mst_get_modes
+ffffffff81b24730 t radeon_dp_mst_mode_valid
+ffffffff81b24770 t radeon_mst_best_encoder
+ffffffff81b247a0 t radeon_dp_mst_encoder_destroy
+ffffffff81b247d0 t radeon_mst_encoder_dpms
+ffffffff81b24cf0 t radeon_mst_mode_fixup
+ffffffff81b24d90 t radeon_mst_encoder_prepare
+ffffffff81b24ea0 t radeon_mst_encoder_commit
+ffffffff81b24eb0 t radeon_mst_encoder_mode_set
+ffffffff81b24ee0 t radeon_dp_mst_set_be_cntl
+ffffffff81b250c0 t radeon_dp_mst_update_stream_attribs
+ffffffff81b25270 t radeon_dp_mst_set_stream_attrib
+ffffffff81b26000 t radeon_get_crtc_scanout_position
+ffffffff81b27000 T radeon_setup_encoder_clones
+ffffffff81b270b0 T radeon_get_encoder_enum
+ffffffff81b27230 T radeon_link_encoder_connector
+ffffffff81b27370 T radeon_encoder_set_active_device
+ffffffff81b273d0 T radeon_get_connector_for_encoder
+ffffffff81b27480 T radeon_get_connector_for_encoder_init
+ffffffff81b27500 T radeon_get_external_encoder
+ffffffff81b27580 T radeon_encoder_get_dp_bridge_encoder_id
+ffffffff81b27610 T radeon_panel_mode_fixup
+ffffffff81b277d0 T radeon_dig_monitor_is_duallink
+ffffffff81b27950 T radeon_encoder_is_digital
+ffffffff81b28000 T radeon_align_pitch
+ffffffff81b28080 T radeon_fbdev_init
+ffffffff81b281f0 T radeondrm_burner_cb
+ffffffff81b28210 T radeon_fbdev_fini
+ffffffff81b28280 T radeon_fbdev_set_suspend
+ffffffff81b282b0 T radeon_fbdev_robj_is_fb
+ffffffff81b28300 T radeon_fb_add_connector
+ffffffff81b28340 T radeon_fb_remove_connector
+ffffffff81b28380 T radeondrm_burner
+ffffffff81b28400 t radeonfb_create
+ffffffff81b28760 t radeon_bo_reserve
+ffffffff81b28910 t radeon_bo_unreserve
+ffffffff81b29000 T radeon_fence_emit
+ffffffff81b29140 T radeon_fence_process
+ffffffff81b291f0 t radeon_fence_activity
+ffffffff81b293c0 T radeon_fence_signaled
+ffffffff81b29540 T radeon_fence_wait_timeout
+ffffffff81b29710 t radeon_fence_wait_seq_timeout
+ffffffff81b29b40 T radeon_fence_wait
+ffffffff81b29b80 T radeon_fence_wait_any
+ffffffff81b29cd0 T radeon_fence_wait_next
+ffffffff81b29d90 T radeon_fence_wait_empty
+ffffffff81b29ea0 T radeon_fence_ref
+ffffffff81b29ed0 T radeon_fence_unref
+ffffffff81b29f40 T radeon_fence_count_emitted
+ffffffff81b2a020 T radeon_fence_need_sync
+ffffffff81b2a070 T radeon_fence_note_sync
+ffffffff81b2a240 T radeon_fence_driver_start_ring
+ffffffff81b2a440 T radeon_fence_driver_init
+ffffffff81b2a580 T radeon_debugfs_fence_init
+ffffffff81b2a5b0 T radeon_fence_driver_fini
+ffffffff81b2a7a0 T radeon_fence_driver_force_completion
+ffffffff81b2a890 t radeon_fence_get_driver_name
+ffffffff81b2a8c0 t radeon_fence_get_timeline_name
+ffffffff81b2a950 t radeon_fence_enable_signaling
+ffffffff81b2ab40 t radeon_fence_is_signaled
+ffffffff81b2ac70 t radeon_fence_default_wait
+ffffffff81b2af70 t radeon_fence_any_seq_signaled
+ffffffff81b2b0b0 t radeon_fence_check_lockup
+ffffffff81b2b300 t __delayed_work_tick
+ffffffff81b2b320 t radeon_fence_check_signaled
+ffffffff81b2b450 t radeon_fence_wait_cb
+ffffffff81b2c000 T radeon_gart_table_ram_alloc
+ffffffff81b2c0c0 T radeon_gart_table_ram_free
+ffffffff81b2c120 T radeon_gart_table_vram_alloc
+ffffffff81b2c190 T radeon_gart_table_vram_pin
+ffffffff81b2c2d0 t radeon_bo_reserve
+ffffffff81b2c480 t radeon_bo_unreserve
+ffffffff81b2c570 T radeon_gart_table_vram_unpin
+ffffffff81b2c5f0 T radeon_gart_table_vram_free
+ffffffff81b2c630 T radeon_gart_unbind
+ffffffff81b2c760 T radeon_gart_bind
+ffffffff81b2c880 T radeon_gart_init
+ffffffff81b2c9a0 T radeon_gart_fini
+ffffffff81b2d000 T radeon_gem_object_free
+ffffffff81b2d050 T radeon_gem_object_create
+ffffffff81b2d1f0 T radeon_gem_init
+ffffffff81b2d230 T radeon_gem_fini
+ffffffff81b2d240 T radeon_gem_object_open
+ffffffff81b2d2e0 t radeon_bo_reserve
+ffffffff81b2d520 t radeon_bo_unreserve
+ffffffff81b2d610 T radeon_gem_object_close
+ffffffff81b2d700 T radeon_gem_info_ioctl
+ffffffff81b2d770 T radeon_gem_pread_ioctl
+ffffffff81b2d7c0 T radeon_gem_pwrite_ioctl
+ffffffff81b2d810 T radeon_gem_create_ioctl
+ffffffff81b2d910 T radeon_gem_userptr_ioctl
+ffffffff81b2d940 T radeon_gem_set_domain_ioctl
+ffffffff81b2da80 T radeon_mode_dumb_mmap
+ffffffff81b2db10 T radeon_gem_mmap_ioctl
+ffffffff81b2dba0 T radeon_gem_busy_ioctl
+ffffffff81b2dc40 T radeon_gem_wait_idle_ioctl
+ffffffff81b2dd30 T radeon_gem_set_tiling_ioctl
+ffffffff81b2ddb0 T radeon_gem_get_tiling_ioctl
+ffffffff81b2de50 T radeon_gem_va_ioctl
+ffffffff81b2e200 T radeon_gem_op_ioctl
+ffffffff81b2e2e0 T radeon_mode_dumb_create
+ffffffff81b2e3c0 T radeon_gem_debugfs_init
+ffffffff81b2f000 T radeon_ddc_probe
+ffffffff81b2f0c0 T radeon_router_select_ddc_port
+ffffffff81b2f240 T radeon_bb_set_bits
+ffffffff81b2f3b0 T radeon_bb_set_dir
+ffffffff81b2f3e0 T radeon_bb_read_bits
+ffffffff81b2f4d0 T radeon_acquire_bus
+ffffffff81b2fa10 T radeon_release_bus
+ffffffff81b2fbd0 T radeon_send_start
+ffffffff81b2fbf0 T radeon_send_stop
+ffffffff81b2fc10 T radeon_initiate_xfer
+ffffffff81b2fc30 T radeon_read_byte
+ffffffff81b2fc50 T radeon_write_byte
+ffffffff81b2fc70 T radeon_i2c_create
+ffffffff81b2fe80 T radeon_i2c_destroy
+ffffffff81b2fee0 T radeon_i2c_init
+ffffffff81b2ff00 T radeon_i2c_fini
+ffffffff81b2ff90 T radeon_i2c_add
+ffffffff81b30140 T radeon_i2c_lookup
+ffffffff81b30300 T radeon_i2c_get_byte
+ffffffff81b30380 T radeon_i2c_put_byte
+ffffffff81b303f0 T radeon_router_select_cd_port
+ffffffff81b30570 t radeon_hw_i2c_xfer
+ffffffff81b31410 t radeon_hw_i2c_func
+ffffffff81b31440 t r100_hw_i2c_xfer
+ffffffff81b31c80 t radeon_get_i2c_prescale
+ffffffff81b32000 T radeon_ib_get
+ffffffff81b32100 T radeon_ib_free
+ffffffff81b32150 T radeon_ib_schedule
+ffffffff81b323e0 T radeon_ib_pool_init
+ffffffff81b32470 T radeon_ib_pool_fini
+ffffffff81b324e0 T radeon_ib_ring_tests
+ffffffff81b33000 T radeon_driver_irq_handler_kms
+ffffffff81b33050 T radeon_driver_irq_preinstall_kms
+ffffffff81b33140 T radeon_driver_irq_postinstall_kms
+ffffffff81b33190 T radeon_driver_irq_uninstall_kms
+ffffffff81b332a0 T radeon_msi_ok
+ffffffff81b333a0 T radeon_irq_kms_init
+ffffffff81b334d0 t radeon_hotplug_work_func
+ffffffff81b33570 t radeon_dp_work_func
+ffffffff81b335e0 T radeon_irq_kms_fini
+ffffffff81b33640 T radeon_irq_kms_sw_irq_get
+ffffffff81b336e0 T radeon_irq_kms_sw_irq_get_delayed
+ffffffff81b33720 T radeon_irq_kms_sw_irq_put
+ffffffff81b337b0 T radeon_irq_kms_pflip_irq_get
+ffffffff81b33860 T radeon_irq_kms_pflip_irq_put
+ffffffff81b33900 T radeon_irq_kms_enable_afmt
+ffffffff81b33980 T radeon_irq_kms_disable_afmt
+ffffffff81b33a00 T radeon_irq_kms_enable_hpd
+ffffffff81b33ae0 T radeon_irq_kms_disable_hpd
+ffffffff81b33bc0 T radeon_irq_kms_set_irq_n_enabled
+ffffffff81b33ce0 t __delayed_work_tick
+ffffffff81b34000 T radeondrm_probe
+ffffffff81b34060 T radeondrm_attach_kms
+ffffffff81b34730 T radeondrm_detach_kms
+ffffffff81b347c0 T radeondrm_activate_kms
+ffffffff81b34870 T radeondrm_wsioctl
+ffffffff81b348e0 T radeondrm_wsmmap
+ffffffff81b34910 T radeondrm_alloc_screen
+ffffffff81b34940 T radeondrm_free_screen
+ffffffff81b34950 T radeondrm_show_screen
+ffffffff81b349d0 T radeondrm_enter_ddb
+ffffffff81b34a30 T radeondrm_doswitch
+ffffffff81b34b30 T radeondrm_attachhook
+ffffffff81b34e40 T radeondrm_forcedetach
+ffffffff81b34ef0 T radeon_driver_lastclose_kms
+ffffffff81b34f00 T radeon_driver_open_kms
+ffffffff81b35030 t radeon_bo_reserve
+ffffffff81b351e0 T radeon_driver_postclose_kms
+ffffffff81b353f0 T radeon_get_vblank_counter_kms
+ffffffff81b35580 T radeon_enable_vblank_kms
+ffffffff81b35620 T radeon_disable_vblank_kms
+ffffffff81b356b0 t radeon_info_ioctl
+ffffffff81b37000 T radeon_crtc_set_base
+ffffffff81b37020 T radeon_crtc_do_set_base
+ffffffff81b37610 T radeon_crtc_set_base_atomic
+ffffffff81b37630 t radeon_bo_reserve
+ffffffff81b377e0 t radeon_bo_unreserve
+ffffffff81b378d0 T radeon_legacy_init_crtc
+ffffffff81b37910 t radeon_crtc_dpms
+ffffffff81b37ba0 t radeon_crtc_prepare
+ffffffff81b37c10 t radeon_crtc_commit
+ffffffff81b37c80 t radeon_crtc_mode_fixup
+ffffffff81b37c90 t radeon_crtc_mode_set
+ffffffff81b392a0 t radeon_crtc_disable
+ffffffff81b3a000 T radeon_legacy_get_backlight_level
+ffffffff81b3a060 T radeon_legacy_set_backlight_level
+ffffffff81b3a0b0 t radeon_legacy_lvds_update
+ffffffff81b3a4c0 T radeon_legacy_backlight_init
+ffffffff81b3a690 t radeon_legacy_backlight_get_brightness
+ffffffff81b3a700 T radeon_add_legacy_encoder
+ffffffff81b3aa80 t radeon_legacy_backlight_update_status
+ffffffff81b3ab20 t radeon_lvds_enc_destroy
+ffffffff81b3aba0 t radeon_legacy_lvds_dpms
+ffffffff81b3abc0 t radeon_legacy_mode_fixup
+ffffffff81b3ac20 t radeon_legacy_lvds_prepare
+ffffffff81b3ac90 t radeon_legacy_lvds_commit
+ffffffff81b3acf0 t radeon_legacy_lvds_mode_set
+ffffffff81b3af10 t radeon_legacy_encoder_disable
+ffffffff81b3af60 t radeon_legacy_tmds_int_dpms
+ffffffff81b3b020 t radeon_legacy_tmds_int_prepare
+ffffffff81b3b0e0 t radeon_legacy_tmds_int_commit
+ffffffff81b3b1a0 t radeon_legacy_tmds_int_mode_set
+ffffffff81b3b430 t radeon_legacy_primary_dac_dpms
+ffffffff81b3b5b0 t radeon_legacy_primary_dac_prepare
+ffffffff81b3b600 t radeon_legacy_primary_dac_commit
+ffffffff81b3b650 t radeon_legacy_primary_dac_mode_set
+ffffffff81b3b870 t radeon_legacy_primary_dac_detect
+ffffffff81b3bb40 t radeon_legacy_tv_dac_dpms
+ffffffff81b3bda0 t radeon_legacy_tv_dac_prepare
+ffffffff81b3bdf0 t radeon_legacy_tv_dac_commit
+ffffffff81b3be40 t radeon_legacy_tv_dac_mode_set
+ffffffff81b3c330 t radeon_legacy_tv_dac_detect
+ffffffff81b3d410 t radeon_ext_tmds_enc_destroy
+ffffffff81b3d450 t radeon_legacy_tmds_ext_dpms
+ffffffff81b3d520 t radeon_legacy_tmds_ext_prepare
+ffffffff81b3d5d0 t radeon_legacy_tmds_ext_commit
+ffffffff81b3d680 t radeon_legacy_tmds_ext_mode_set
+ffffffff81b3e000 T radeon_legacy_tv_mode_set
+ffffffff81b3efa0 t radeon_wait_pll_lock
+ffffffff81b3f150 T radeon_legacy_tv_adjust_crtc_reg
+ffffffff81b3f260 T radeon_legacy_tv_adjust_pll1
+ffffffff81b3f350 T radeon_legacy_tv_adjust_pll2
+ffffffff81b40000 T radeon_ttm_bo_is_radeon_bo
+ffffffff81b40030 t radeon_ttm_bo_destroy
+ffffffff81b40170 T radeon_ttm_placement_from_domain
+ffffffff81b40350 T radeon_bo_create
+ffffffff81b40540 T radeon_bo_kmap
+ffffffff81b40600 T radeon_bo_check_tiling
+ffffffff81b406d0 T radeon_bo_kunmap
+ffffffff81b40750 T radeon_bo_ref
+ffffffff81b40790 T radeon_bo_unref
+ffffffff81b407e0 T radeon_bo_pin_restricted
+ffffffff81b40a70 T radeon_bo_pin
+ffffffff81b40a90 T radeon_bo_unpin
+ffffffff81b40c00 T radeon_bo_evict_vram
+ffffffff81b40c20 T radeon_bo_force_delete
+ffffffff81b40d70 T radeon_bo_init
+ffffffff81b40e10 T radeon_bo_fini
+ffffffff81b40e50 T radeon_bo_list_validate
+ffffffff81b410e0 T radeon_bo_get_surface_reg
+ffffffff81b41360 T radeon_bo_set_tiling_flags
+ffffffff81b414a0 T radeon_bo_get_tiling_flags
+ffffffff81b414e0 T radeon_bo_move_notify
+ffffffff81b41610 T radeon_bo_fault_reserve_notify
+ffffffff81b418f0 T radeon_bo_wait
+ffffffff81b41980 t ttm_bo_reserve
+ffffffff81b41b50 t ttm_bo_unreserve
+ffffffff81b41c30 T radeon_bo_fence
+ffffffff81b42000 T radeon_pm_get_type_index
+ffffffff81b42070 T radeon_pm_acpi_event_handler
+ffffffff81b42260 t radeon_pm_set_clocks
+ffffffff81b42af0 T radeon_dpm_enable_uvd
+ffffffff81b42bb0 T radeon_pm_compute_clocks
+ffffffff81b43650 T radeon_dpm_enable_vce
+ffffffff81b436b0 T radeon_pm_suspend
+ffffffff81b437a0 T radeon_pm_resume
+ffffffff81b43a90 T radeon_pm_init
+ffffffff81b43fb0 T radeon_pm_late_init
+ffffffff81b44060 T radeon_pm_fini
+ffffffff81b44190 t radeon_dpm_thermal_work_handler
+ffffffff81b44250 t radeon_dynpm_idle_work_handler
+ffffffff81b44530 t __delayed_work_tick
+ffffffff81b45000 T radeon_gem_prime_res_obj
+ffffffff81b45030 T radeon_gem_prime_export
+ffffffff81b46000 T radeon_ring_supports_scratch_reg
+ffffffff81b46030 T radeon_ring_free_size
+ffffffff81b460d0 T radeon_ring_lockup_update
+ffffffff81b46130 T radeon_ring_alloc
+ffffffff81b462b0 T radeon_ring_lock
+ffffffff81b46330 T radeon_ring_commit
+ffffffff81b46430 T radeon_ring_unlock_commit
+ffffffff81b46460 T radeon_ring_undo
+ffffffff81b46490 T radeon_ring_unlock_undo
+ffffffff81b464b0 T radeon_ring_test_lockup
+ffffffff81b465c0 T radeon_ring_backup
+ffffffff81b46790 T radeon_ring_restore
+ffffffff81b46930 T radeon_ring_init
+ffffffff81b46b10 t radeon_bo_reserve
+ffffffff81b46cc0 t radeon_bo_unreserve
+ffffffff81b46db0 T radeon_ring_fini
+ffffffff81b47000 T radeon_sa_bo_manager_init
+ffffffff81b471a0 T radeon_sa_bo_manager_fini
+ffffffff81b47380 T radeon_sa_bo_manager_start
+ffffffff81b474b0 t radeon_bo_reserve
+ffffffff81b47660 t radeon_bo_unreserve
+ffffffff81b47750 T radeon_sa_bo_manager_suspend
+ffffffff81b477f0 T radeon_sa_bo_new
+ffffffff81b48060 T radeon_sa_bo_free
+ffffffff81b49000 T radeon_semaphore_create
+ffffffff81b490e0 T radeon_semaphore_emit_signal
+ffffffff81b49170 T radeon_semaphore_emit_wait
+ffffffff81b49200 T radeon_semaphore_free
+ffffffff81b4a000 T radeon_sync_create
+ffffffff81b4a090 T radeon_sync_fence
+ffffffff81b4a140 T radeon_sync_resv
+ffffffff81b4a350 T radeon_sync_rings
+ffffffff81b4a530 T radeon_sync_free
+ffffffff81b4b000 T radeon_test_moves
+ffffffff81b4b070 t radeon_do_test_moves
+ffffffff81b4b600 T radeon_test_ring_sync
+ffffffff81b4b8c0 t radeon_test_create_and_emit_fence
+ffffffff81b4ba30 T radeon_test_syncing
+ffffffff81b4bc10 t radeon_test_ring_sync2
+ffffffff81b4bf70 t radeon_bo_reserve
+ffffffff81b4c120 t radeon_bo_unreserve
+ffffffff81b4d000 T radeon_ttm_tt_set_userptr
+ffffffff81b4d050 T radeon_ttm_tt_has_userptr
+ffffffff81b4d0a0 T radeon_ttm_tt_is_readonly
+ffffffff81b4d0e0 T radeon_ttm_init
+ffffffff81b4d390 T radeon_ttm_set_active_vram_size
+ffffffff81b4d3d0 t radeon_bo_reserve
+ffffffff81b4d580 t radeon_bo_unreserve
+ffffffff81b4d670 T radeon_ttm_fini
+ffffffff81b4d750 T radeon_mmap
+ffffffff81b4d7f0 t radeon_ttm_fault
+ffffffff81b4d8b0 t radeon_ttm_backend_bind
+ffffffff81b4d990 t radeon_ttm_backend_unbind
+ffffffff81b4d9f0 t radeon_ttm_backend_destroy
+ffffffff81b4da20 t radeon_ttm_mem_global_init
+ffffffff81b4da30 t radeon_ttm_mem_global_release
+ffffffff81b4da40 t radeon_ttm_tt_create
+ffffffff81b4db20 t radeon_ttm_tt_populate
+ffffffff81b4dbf0 t radeon_ttm_tt_unpopulate
+ffffffff81b4dc90 t radeon_invalidate_caches
+ffffffff81b4dcc0 t radeon_init_mem_type
+ffffffff81b4ddd0 t radeon_evict_flags
+ffffffff81b4df40 t radeon_bo_move
+ffffffff81b4e310 t radeon_verify_access
+ffffffff81b4e380 t radeon_ttm_io_mem_reserve
+ffffffff81b4e460 t radeon_ttm_io_mem_free
+ffffffff81b4e490 t radeon_move_blit
+ffffffff81b4f000 T radeon_ucode_print_mc_hdr
+ffffffff81b4f050 T radeon_ucode_print_smc_hdr
+ffffffff81b4f0a0 T radeon_ucode_print_gfx_hdr
+ffffffff81b4f0f0 T radeon_ucode_print_rlc_hdr
+ffffffff81b4f140 T radeon_ucode_print_sdma_hdr
+ffffffff81b4f190 T radeon_ucode_validate
+ffffffff81b50000 T radeon_uvd_init
+ffffffff81b504d0 t radeon_uvd_idle_work_handler
+ffffffff81b506a0 t radeon_bo_reserve
+ffffffff81b508e0 t radeon_bo_unreserve
+ffffffff81b509d0 T radeon_uvd_fini
+ffffffff81b50a90 T radeon_uvd_suspend
+ffffffff81b50c60 T radeon_uvd_note_usage
+ffffffff81b50ea0 T radeon_uvd_get_destroy_msg
+ffffffff81b50fb0 T radeon_uvd_resume
+ffffffff81b51040 T radeon_uvd_force_into_uvd_segment
+ffffffff81b510e0 T radeon_uvd_free_handles
+ffffffff81b512a0 T radeon_uvd_cs_parse
+ffffffff81b51a30 T radeon_uvd_get_create_msg
+ffffffff81b51b80 t radeon_uvd_send_msg
+ffffffff81b51d20 T radeon_uvd_calc_upll_dividers
+ffffffff81b51ec0 T radeon_uvd_send_upll_ctlreq
+ffffffff81b52290 t __delayed_work_tick
+ffffffff81b53000 T radeon_vce_init
+ffffffff81b535c0 t radeon_vce_idle_work_handler
+ffffffff81b53690 t radeon_bo_reserve
+ffffffff81b53840 t radeon_bo_unreserve
+ffffffff81b53930 T radeon_vce_fini
+ffffffff81b539b0 T radeon_vce_suspend
+ffffffff81b53a90 T radeon_vce_resume
+ffffffff81b53be0 T radeon_vce_note_usage
+ffffffff81b53cf0 T radeon_vce_free_handles
+ffffffff81b53db0 T radeon_vce_get_destroy_msg
+ffffffff81b54050 T radeon_vce_get_create_msg
+ffffffff81b54410 T radeon_vce_cs_reloc
+ffffffff81b54520 T radeon_vce_cs_parse
+ffffffff81b54d10 T radeon_vce_semaphore_emit
+ffffffff81b54ed0 T radeon_vce_ib_execute
+ffffffff81b55060 T radeon_vce_fence_emit
+ffffffff81b55290 T radeon_vce_ring_test
+ffffffff81b553e0 T radeon_vce_ib_test
+ffffffff81b55500 t __delayed_work_tick
+ffffffff81b56000 T radeon_vm_manager_init
+ffffffff81b56060 T radeon_vm_manager_fini
+ffffffff81b56180 T radeon_vm_get_bos
+ffffffff81b562b0 T radeon_vm_grab_id
+ffffffff81b56430 T radeon_vm_flush
+ffffffff81b56570 T radeon_vm_fence
+ffffffff81b56620 T radeon_vm_bo_find
+ffffffff81b56680 T radeon_vm_bo_add
+ffffffff81b56760 T radeon_vm_bo_set_addr
+ffffffff81b56b10 t radeon_bo_unreserve
+ffffffff81b56c00 t radeon_vm_clear_bo
+ffffffff81b56de0 T radeon_vm_map_gart
+ffffffff81b56e20 T radeon_vm_update_page_directory
+ffffffff81b57110 T radeon_vm_bo_update
+ffffffff81b57780 T radeon_vm_clear_freed
+ffffffff81b57860 T radeon_vm_clear_invalids
+ffffffff81b57900 T radeon_vm_bo_rmv
+ffffffff81b579d0 T radeon_vm_bo_invalidate
+ffffffff81b57a80 T radeon_vm_init
+ffffffff81b57ce0 T radeon_vm_fini
+ffffffff81b58030 t radeon_bo_reserve
+ffffffff81b581e0 t radeon_vm_frag_ptes
+ffffffff81b59000 T rs400_gart_adjust_size
+ffffffff81b590c0 T rs400_gart_tlb_flush
+ffffffff81b59140 T rs400_gart_init
+ffffffff81b59230 T rs400_gart_enable
+ffffffff81b595b0 T rs400_gart_disable
+ffffffff81b59610 T rs400_gart_fini
+ffffffff81b59680 T rs400_gart_get_page_entry
+ffffffff81b596e0 T rs400_gart_set_page
+ffffffff81b59710 T rs400_mc_wait_for_idle
+ffffffff81b597a0 T rs400_mc_rreg
+ffffffff81b59860 T rs400_mc_wreg
+ffffffff81b59910 T rs400_resume
+ffffffff81b59a70 t rs400_mc_program
+ffffffff81b59b80 t rs400_startup
+ffffffff81b59da0 T rs400_suspend
+ffffffff81b59e40 T rs400_fini
+ffffffff81b59f30 T rs400_init
+ffffffff81b5b000 T avivo_wait_for_vblank
+ffffffff81b5b300 T rs600_page_flip
+ffffffff81b5b590 T rs600_page_flip_pending
+ffffffff81b5b610 T avivo_program_fmt
+ffffffff81b5b750 T rs600_pm_misc
+ffffffff81b5ba60 T rs600_pm_prepare
+ffffffff81b5bb80 T rs600_pm_finish
+ffffffff81b5bca0 T rs600_hpd_sense
+ffffffff81b5bd20 T rs600_hpd_set_polarity
+ffffffff81b5be50 T rs600_hpd_init
+ffffffff81b5bf50 T rs600_hpd_fini
+ffffffff81b5c020 T rs600_asic_reset
+ffffffff81b5c3f0 T rs600_gart_tlb_flush
+ffffffff81b5c4c0 T rs600_gart_get_page_entry
+ffffffff81b5c520 T rs600_gart_set_page
+ffffffff81b5c560 T rs600_irq_set
+ffffffff81b5c800 T rs600_irq_disable
+ffffffff81b5c8b0 t rs600_irq_ack
+ffffffff81b5cb30 T rs600_irq_process
+ffffffff81b5ce60 T rs600_get_vblank_counter
+ffffffff81b5cea0 T rs600_mc_wait_for_idle
+ffffffff81b5cf30 T rs600_bandwidth_update
+ffffffff81b5d0a0 T rs600_mc_rreg
+ffffffff81b5d140 T rs600_mc_wreg
+ffffffff81b5d1d0 T rs600_set_safe_registers
+ffffffff81b5d210 T rs600_resume
+ffffffff81b5d370 t rs600_startup
+ffffffff81b5dbf0 T rs600_suspend
+ffffffff81b5dd30 T rs600_fini
+ffffffff81b5de30 T rs600_init
+ffffffff81b5f000 T rs690_mc_wait_for_idle
+ffffffff81b5f090 T rs690_pm_info
+ffffffff81b5f320 T rs690_line_buffer_adjust
+ffffffff81b5f450 T rs690_bandwidth_update
+ffffffff81b5f7f0 t rs690_crtc_bandwidth_compute
+ffffffff81b5fbe0 t rs690_compute_mode_priority
+ffffffff81b5ffd0 T rs690_mc_rreg
+ffffffff81b60090 T rs690_mc_wreg
+ffffffff81b60140 T rs690_resume
+ffffffff81b60250 t rs690_startup
+ffffffff81b60560 T rs690_suspend
+ffffffff81b605c0 T rs690_fini
+ffffffff81b60660 T rs690_init
+ffffffff81b61000 T rs780_dpm_enable
+ffffffff81b61f70 T rs780_dpm_disable
+ffffffff81b62090 T rs780_dpm_set_power_state
+ffffffff81b62500 t rs780_force_voltage
+ffffffff81b626e0 t rs780_enable_voltage_scaling
+ffffffff81b62950 T rs780_dpm_setup_asic
+ffffffff81b62980 T rs780_dpm_display_configuration_changed
+ffffffff81b62b10 T rs780_dpm_init
+ffffffff81b63070 T rs780_dpm_print_power_state
+ffffffff81b63100 T rs780_dpm_fini
+ffffffff81b63190 T rs780_dpm_get_sclk
+ffffffff81b631d0 T rs780_dpm_get_mclk
+ffffffff81b63200 T rs780_dpm_debugfs_print_current_performance_level
+ffffffff81b63250 T rs780_dpm_get_current_sclk
+ffffffff81b63300 T rs780_dpm_get_current_mclk
+ffffffff81b63330 T rs780_dpm_force_performance_level
+ffffffff81b635c0 t rs780_force_fbdiv
+ffffffff81b64000 T rv515_debugfs
+ffffffff81b64050 T rv515_ring_start
+ffffffff81b64b80 T rv515_mc_wait_for_idle
+ffffffff81b64c10 T rv515_vga_render_disable
+ffffffff81b64c70 T rv515_mc_rreg
+ffffffff81b64d30 T rv515_mc_wreg
+ffffffff81b64de0 T rv515_mc_stop
+ffffffff81b65450 T rv515_mc_resume
+ffffffff81b65b20 T rv515_clock_startup
+ffffffff81b65bf0 T rv515_resume
+ffffffff81b65e80 t rv515_startup
+ffffffff81b663b0 T rv515_suspend
+ffffffff81b66410 T rv515_set_safe_registers
+ffffffff81b66450 T rv515_fini
+ffffffff81b664f0 T rv515_init
+ffffffff81b66820 T atom_rv515_force_tv_scaler
+ffffffff81b6a390 T rv515_bandwidth_avivo_update
+ffffffff81b6a540 t rv515_crtc_bandwidth_compute
+ffffffff81b6a890 t rv515_compute_mode_priority
+ffffffff81b6aca0 T rv515_bandwidth_update
+ffffffff81b6b000 T rv6xx_dpm_enable
+ffffffff81b6b920 t rv6xx_calculate_stepping_parameters
+ffffffff81b6baf0 t rv6xx_program_stepping_parameters_except_lowest_entry
+ffffffff81b6c230 t rv6xx_program_stepping_parameters_lowest_entry
+ffffffff81b6c330 T rv6xx_dpm_disable
+ffffffff81b6c7b0 T rv6xx_dpm_set_power_state
+ffffffff81b6d310 T rv6xx_setup_asic
+ffffffff81b6d450 T rv6xx_dpm_display_configuration_changed
+ffffffff81b6d4f0 T rv6xx_dpm_init
+ffffffff81b6da50 T rv6xx_dpm_print_power_state
+ffffffff81b6db00 T rv6xx_dpm_debugfs_print_current_performance_level
+ffffffff81b6db30 T rv6xx_dpm_get_current_sclk
+ffffffff81b6dbb0 T rv6xx_dpm_get_current_mclk
+ffffffff81b6dc30 T rv6xx_dpm_fini
+ffffffff81b6dcc0 T rv6xx_dpm_get_sclk
+ffffffff81b6dd00 T rv6xx_dpm_get_mclk
+ffffffff81b6dd40 T rv6xx_dpm_force_performance_level
+ffffffff81b6dee0 t rv6xx_generate_steps
+ffffffff81b6e200 t rv6xx_output_stepping
+ffffffff81b6e320 t rv6xx_program_mclk_stepping_entry
+ffffffff81b6e600 t rv6xx_program_engine_spread_spectrum
+ffffffff81b6e980 t rv6xx_step_sw_voltage
+ffffffff81b6f000 T rv730_populate_sclk_value
+ffffffff81b6f250 T rv730_populate_mclk_value
+ffffffff81b6f490 T rv730_read_clock_registers
+ffffffff81b6f650 T rv730_populate_smc_acpi_state
+ffffffff81b6f800 T rv730_populate_smc_initial_state
+ffffffff81b6f9c0 T rv730_program_memory_timing_parameters
+ffffffff81b6fc90 T rv730_start_dpm
+ffffffff81b6fd70 T rv730_stop_dpm
+ffffffff81b6fe60 T rv730_program_dcodt
+ffffffff81b6ff70 T rv730_get_odt_values
+ffffffff81b71000 T rv740_get_decoded_reference_divider
+ffffffff81b710a0 T rv740_get_dll_speed
+ffffffff81b711b0 T rv740_populate_sclk_value
+ffffffff81b713b0 T rv740_populate_mclk_value
+ffffffff81b71830 T rv740_read_clock_registers
+ffffffff81b71a10 T rv740_populate_smc_acpi_state
+ffffffff81b71c40 T rv740_enable_mclk_spread_spectrum
+ffffffff81b71cb0 T rv740_get_mclk_frequency_ratio
+ffffffff81b72000 T rv770_set_uvd_clocks
+ffffffff81b72740 T rv770_get_xclk
+ffffffff81b727b0 T rv770_page_flip
+ffffffff81b72aa0 T rv770_page_flip_pending
+ffffffff81b72b20 T rv770_get_temp
+ffffffff81b72b90 T rv770_pm_misc
+ffffffff81b72c40 T r700_cp_stop
+ffffffff81b72ce0 T r700_cp_fini
+ffffffff81b72d80 T rv770_set_clk_bypass_mode
+ffffffff81b72ee0 T r700_vram_gtt_location
+ffffffff81b73070 T rv770_resume
+ffffffff81b73100 t rv770_init_golden_registers
+ffffffff81b73290 t rv770_startup
+ffffffff81b75b20 T rv770_suspend
+ffffffff81b75c00 t rv770_pcie_gart_disable
+ffffffff81b75e40 T rv770_init
+ffffffff81b76300 T rv770_fini
+ffffffff81b77000 T rv770_copy_dma
+ffffffff81b78000 T rv770_get_ps
+ffffffff81b78030 T rv770_get_pi
+ffffffff81b78060 T evergreen_get_pi
+ffffffff81b78090 T rv770_restore_cgcg
+ffffffff81b78160 T rv770_stop_dpm
+ffffffff81b78250 T rv770_dpm_enabled
+ffffffff81b782a0 T rv770_enable_thermal_protection
+ffffffff81b78310 T rv770_enable_acpi_pm
+ffffffff81b78370 T rv770_get_seq_value
+ffffffff81b783a0 T rv770_write_smc_soft_register
+ffffffff81b783d0 T rv770_populate_smc_t
+ffffffff81b78570 T rv770_populate_smc_sp
+ffffffff81b785d0 T rv770_map_clkf_to_ibias
+ffffffff81b78630 T rv770_populate_vddc_value
+ffffffff81b786f0 T rv770_populate_mvdd_value
+ffffffff81b78740 T rv770_calculate_memory_refresh_rate
+ffffffff81b787e0 T rv770_enable_backbias
+ffffffff81b78850 T rv770_setup_bsp
+ffffffff81b78920 T rv770_program_git
+ffffffff81b78980 T rv770_program_tp
+ffffffff81b78a20 T rv770_program_tpp
+ffffffff81b78a50 T rv770_program_sstp
+ffffffff81b78a80 T rv770_program_engine_speed_parameters
+ffffffff81b78ae0 T rv770_program_vc
+ffffffff81b78b10 T rv770_clear_vc
+ffffffff81b78b40 T rv770_upload_firmware
+ffffffff81b78b80 T rv770_populate_initial_mvdd_value
+ffffffff81b78bd0 T rv770_get_memory_module_index
+ffffffff81b78c20 T rv770_enable_voltage_control
+ffffffff81b78c90 T rv770_halt_smc
+ffffffff81b78cf0 T rv770_resume_smc
+ffffffff81b78d40 T rv770_set_sw_state
+ffffffff81b78d80 T rv770_set_boot_state
+ffffffff81b78dd0 T rv770_set_uvd_clock_before_set_eng_clock
+ffffffff81b78e30 T rv770_set_uvd_clock_after_set_eng_clock
+ffffffff81b78ea0 T rv770_restrict_performance_levels_before_switch
+ffffffff81b78f00 T rv770_dpm_force_performance_level
+ffffffff81b78fc0 T r7xx_start_smc
+ffffffff81b78fe0 T r7xx_stop_smc
+ffffffff81b79000 T rv770_read_voltage_smio_registers
+ffffffff81b79060 T rv770_reset_smio_status
+ffffffff81b79190 T rv770_get_memory_type
+ffffffff81b791f0 T rv770_get_pcie_gen2_status
+ffffffff81b79260 T rv770_get_max_vddc
+ffffffff81b792c0 T rv770_program_response_times
+ffffffff81b79400 T rv770_enable_auto_throttle_source
+ffffffff81b79460 t rv770_set_dpm_event_sources
+ffffffff81b79570 T rv770_dpm_enable
+ffffffff81b7a870 T rv770_dpm_late_enable
+ffffffff81b7a9d0 T rv770_dpm_disable
+ffffffff81b7aea0 T rv770_dpm_set_power_state
+ffffffff81b7b540 T rv770_dpm_setup_asic
+ffffffff81b7b980 T rv770_dpm_display_configuration_changed
+ffffffff81b7ba20 T rv7xx_parse_power_table
+ffffffff81b7bf50 T rv770_get_engine_memory_ss
+ffffffff81b7bfe0 T rv770_dpm_init
+ffffffff81b7c210 T rv770_dpm_print_power_state
+ffffffff81b7c330 T rv770_dpm_debugfs_print_current_performance_level
+ffffffff81b7c360 T rv770_dpm_get_current_sclk
+ffffffff81b7c3e0 T rv770_dpm_get_current_mclk
+ffffffff81b7c460 T rv770_dpm_fini
+ffffffff81b7c4f0 T rv770_dpm_get_sclk
+ffffffff81b7c530 T rv770_dpm_get_mclk
+ffffffff81b7c570 T rv770_dpm_vblank_too_short
+ffffffff81b7c5d0 t rv770_convert_power_level_to_smc
+ffffffff81b7d000 T rv770_copy_bytes_to_smc
+ffffffff81b7d290 T rv770_start_smc
+ffffffff81b7d2f0 T rv770_reset_smc
+ffffffff81b7d350 T rv770_stop_smc_clock
+ffffffff81b7d3b0 T rv770_start_smc_clock
+ffffffff81b7d410 T rv770_is_smc_running
+ffffffff81b7d470 T rv770_send_msg_to_smc
+ffffffff81b7d5a0 T rv770_wait_for_smc_inactive
+ffffffff81b7d650 T rv770_load_smc_ucode
+ffffffff81b7d800 T rv770_read_smc_sram_dword
+ffffffff81b7d8d0 T rv770_write_smc_sram_dword
+ffffffff81b7e000 T si_get_allowed_info_register
+ffffffff81b7e0b0 T si_get_xclk
+ffffffff81b7e150 T si_get_temp
+ffffffff81b7e1b0 T si_mc_load_microcode
+ffffffff81b7e570 T dce6_bandwidth_update
+ffffffff81b7e9a0 t dce6_program_watermarks
+ffffffff81b7f4c0 T si_fence_ring_emit
+ffffffff81b7f930 T si_ring_ib_execute
+ffffffff81b80100 T si_gpu_check_soft_reset
+ffffffff81b802f0 T si_asic_reset
+ffffffff81b80810 t si_gpu_pci_config_reset
+ffffffff81b80d30 T si_gfx_is_lockup
+ffffffff81b80d90 T si_vram_gtt_location
+ffffffff81b80e30 T si_pcie_gart_tlb_flush
+ffffffff81b80e90 T si_ib_parse
+ffffffff81b81550 T si_vm_init
+ffffffff81b81590 T si_vm_fini
+ffffffff81b815c0 T si_vm_flush
+ffffffff81b81c70 T si_init_uvd_internal_cg
+ffffffff81b81ce0 T si_get_csb_size
+ffffffff81b81d70 T si_get_csb_buffer
+ffffffff81b81f10 T si_rlc_reset
+ffffffff81b81fc0 T si_irq_set
+ffffffff81b82520 t si_disable_interrupt_state
+ffffffff81b82950 T si_irq_process
+ffffffff81b83a40 t si_irq_ack
+ffffffff81b84260 T si_resume
+ffffffff81b842f0 t si_init_golden_registers
+ffffffff81b844b0 t si_startup
+ffffffff81b89880 T si_suspend
+ffffffff81b89bb0 t si_pcie_gart_disable
+ffffffff81b89d20 T si_init
+ffffffff81b8b1f0 t si_cp_fini
+ffffffff81b8b300 t si_irq_fini
+ffffffff81b8b420 T si_fini
+ffffffff81b8b630 T si_get_gpu_clock_counter
+ffffffff81b8b710 T si_set_uvd_clocks
+ffffffff81b8be70 T si_set_vce_clocks
+ffffffff81b8c410 t si_vce_send_vcepll_ctlreq
+ffffffff81b8c670 t dce6_latency_watermark
+ffffffff81b8c890 t si_rlc_stop
+ffffffff81b8caa0 t si_vm_reg_valid
+ffffffff81b8cc00 t si_vm_packet3_cp_dma_check
+ffffffff81b8cd60 t si_update_cg
+ffffffff81b8d550 t si_enable_mgcg
+ffffffff81b8dae0 t si_enable_cgcg
+ffffffff81b8f000 T si_dma_is_lockup
+ffffffff81b8f080 T si_dma_vm_copy_pages
+ffffffff81b8f160 T si_dma_vm_write_pages
+ffffffff81b8f2e0 T si_dma_vm_set_pages
+ffffffff81b8f440 T si_dma_vm_flush
+ffffffff81b8f8d0 T si_copy_dma
+ffffffff81b90000 T si_dpm_force_performance_level
+ffffffff81b901a0 T si_get_ddr3_mclk_frequency_ratio
+ffffffff81b901f0 T si_get_mclk_frequency_ratio
+ffffffff81b90270 T si_trim_voltage_table_to_fit_state_table
+ffffffff81b90390 T si_dpm_setup_asic
+ffffffff81b90620 T si_fan_ctrl_get_fan_speed_percent
+ffffffff81b906e0 T si_fan_ctrl_set_fan_speed_percent
+ffffffff81b907e0 T si_fan_ctrl_set_mode
+ffffffff81b90b20 T si_fan_ctrl_get_mode
+ffffffff81b90b80 T si_dpm_enable
+ffffffff81b960a0 t si_populate_smc_tdp_limits
+ffffffff81b962a0 T si_dpm_late_enable
+ffffffff81b96460 T si_dpm_disable
+ffffffff81b96830 T si_dpm_pre_set_power_state
+ffffffff81b972e0 T si_dpm_set_power_state
+ffffffff81b98810 T si_dpm_post_set_power_state
+ffffffff81b98840 T si_dpm_display_configuration_changed
+ffffffff81b98960 T si_dpm_init
+ffffffff81b9a4d0 T si_dpm_fini
+ffffffff81b9a570 T si_dpm_debugfs_print_current_performance_level
+ffffffff81b9a5b0 T si_dpm_get_current_sclk
+ffffffff81b9a640 T si_dpm_get_current_mclk
+ffffffff81b9a6d0 t si_get_std_voltage_value
+ffffffff81b9a800 t si_populate_memory_timing_parameters
+ffffffff81b9a940 t si_convert_power_level_to_smc
+ffffffff81b9b1f0 t si_calculate_sclk_params
+ffffffff81b9b410 t si_convert_mc_reg_table_to_smc
+ffffffff81b9b560 t si_program_cac_config_registers
+ffffffff81b9b6d0 t si_set_dpm_event_sources
+ffffffff81b9c000 T si_copy_bytes_to_smc
+ffffffff81b9c330 T si_start_smc
+ffffffff81b9c370 T si_reset_smc
+ffffffff81b9c420 T si_program_jump_on_start
+ffffffff81b9c450 T si_stop_smc_clock
+ffffffff81b9c490 T si_start_smc_clock
+ffffffff81b9c4d0 T si_is_smc_running
+ffffffff81b9c530 T si_send_msg_to_smc
+ffffffff81b9c630 T si_wait_for_smc_inactive
+ffffffff81b9c6d0 T si_load_smc_ucode
+ffffffff81b9c8d0 T si_read_smc_sram_dword
+ffffffff81b9c9f0 T si_write_smc_sram_dword
+ffffffff81b9d000 T sumo_get_pi
+ffffffff81b9d030 T sumo_gfx_clockgating_initialize
+ffffffff81b9d140 T sumo_program_vc
+ffffffff81b9d170 T sumo_clear_vc
+ffffffff81b9d1a0 T sumo_program_sstp
+ffffffff81b9d230 T sumo_take_smu_control
+ffffffff81b9d260 T sumo_get_sleep_divider_from_id
+ffffffff81b9d290 T sumo_get_sleep_divider_id_from_clock
+ffffffff81b9d340 T sumo_dpm_enable
+ffffffff81b9dd50 T sumo_dpm_late_enable
+ffffffff81b9e460 T sumo_dpm_disable
+ffffffff81b9e960 T sumo_dpm_pre_set_power_state
+ffffffff81b9ee30 T sumo_dpm_set_power_state
+ffffffff81b9f990 T sumo_dpm_post_set_power_state
+ffffffff81b9fa30 T sumo_dpm_setup_asic
+ffffffff81b9fb80 T sumo_dpm_display_configuration_changed
+ffffffff81b9fbb0 T sumo_convert_vid2_to_vid7
+ffffffff81b9fc10 T sumo_construct_sclk_voltage_mapping_table
+ffffffff81b9fcd0 T sumo_construct_vid_mapping_table
+ffffffff81b9fe50 T sumo_dpm_init
+ffffffff81ba0760 T sumo_dpm_print_power_state
+ffffffff81ba0870 T sumo_dpm_debugfs_print_current_performance_level
+ffffffff81ba08a0 T sumo_dpm_get_current_sclk
+ffffffff81ba0930 T sumo_dpm_get_current_mclk
+ffffffff81ba0960 T sumo_dpm_fini
+ffffffff81ba09f0 T sumo_dpm_get_sclk
+ffffffff81ba0a40 T sumo_dpm_get_mclk
+ffffffff81ba0a70 T sumo_dpm_force_performance_level
+ffffffff81ba0ff0 t sumo_power_level_enable
+ffffffff81ba11f0 t sumo_program_power_level
+ffffffff81ba1710 t sumo_setup_uvd_clocks
+ffffffff81ba2000 T sumo_initialize_m3_arb
+ffffffff81ba22b0 T sumo_smu_notify_alt_vddnb_change
+ffffffff81ba2340 t sumo_send_msg_to_smu
+ffffffff81ba2510 T sumo_smu_pg_init
+ffffffff81ba2530 T sumo_enable_boost_timer
+ffffffff81ba2670 T sumo_set_tdp_limit
+ffffffff81ba26f0 T sumo_boost_state_enable
+ffffffff81ba2730 T sumo_get_running_fw_version
+ffffffff81ba3000 T trinity_dpm_enable_bapm
+ffffffff81ba3070 T trinity_dpm_enable
+ffffffff81ba35d0 T trinity_dpm_late_enable
+ffffffff81ba3c10 T trinity_dpm_disable
+ffffffff81ba4140 T trinity_dpm_force_performance_level
+ffffffff81ba41f0 T trinity_dpm_pre_set_power_state
+ffffffff81ba47f0 T trinity_dpm_set_power_state
+ffffffff81ba4e60 T trinity_dpm_post_set_power_state
+ffffffff81ba4f00 T trinity_dpm_setup_asic
+ffffffff81ba4f60 T trinity_dpm_display_configuration_changed
+ffffffff81ba4ff0 T trinity_dpm_init
+ffffffff81ba5930 T trinity_dpm_print_power_state
+ffffffff81ba5a50 T trinity_dpm_debugfs_print_current_performance_level
+ffffffff81ba5b00 T trinity_dpm_get_current_sclk
+ffffffff81ba5b70 T trinity_dpm_get_current_mclk
+ffffffff81ba5ba0 T trinity_dpm_fini
+ffffffff81ba5c40 T trinity_dpm_get_sclk
+ffffffff81ba5c90 T trinity_dpm_get_mclk
+ffffffff81ba5cc0 t trinity_program_power_level
+ffffffff81ba6000 T trinity_dpm_bapm_enable
+ffffffff81ba61a0 T trinity_dpm_config
+ffffffff81ba62c0 T trinity_dpm_force_state
+ffffffff81ba63d0 T trinity_dpm_n_levels_disabled
+ffffffff81ba64e0 T trinity_uvd_dpm_config
+ffffffff81ba65e0 T trinity_dpm_no_forced_level
+ffffffff81ba66e0 T trinity_dce_enable_voltage_adjustment
+ffffffff81ba6880 T trinity_gfx_dynamic_mgpg_config
+ffffffff81ba6980 T trinity_acquire_mutex
+ffffffff81ba6a30 T trinity_release_mutex
+ffffffff81ba7000 T uvd_v1_0_get_rptr
+ffffffff81ba7030 T uvd_v1_0_get_wptr
+ffffffff81ba7060 T uvd_v1_0_set_wptr
+ffffffff81ba7090 T uvd_v1_0_fence_emit
+ffffffff81ba7480 T uvd_v1_0_resume
+ffffffff81ba7670 T uvd_v1_0_init
+ffffffff81ba7c40 T uvd_v1_0_start
+ffffffff81ba8640 T uvd_v1_0_fini
+ffffffff81ba8680 T uvd_v1_0_stop
+ffffffff81ba8870 T uvd_v1_0_ring_test
+ffffffff81ba8a50 T uvd_v1_0_semaphore_emit
+ffffffff81ba8a80 T uvd_v1_0_ib_execute
+ffffffff81ba8c10 T uvd_v1_0_ib_test
+ffffffff81ba9000 T uvd_v2_2_fence_emit
+ffffffff81ba9470 T uvd_v2_2_semaphore_emit
+ffffffff81ba9680 T uvd_v2_2_resume
+ffffffff81baa000 T uvd_v3_1_semaphore_emit
+ffffffff81bab000 T uvd_v4_2_resume
+ffffffff81bac000 T vce_v1_0_get_rptr
+ffffffff81bac080 T vce_v1_0_get_wptr
+ffffffff81bac100 T vce_v1_0_set_wptr
+ffffffff81bac180 T vce_v1_0_enable_mgcg
+ffffffff81bac4d0 T vce_v1_0_load_fw
+ffffffff81bac6a0 T vce_v1_0_bo_size
+ffffffff81bac710 T vce_v1_0_resume
+ffffffff81bad2b0 T vce_v1_0_start
+ffffffff81badc30 T vce_v1_0_init
+ffffffff81bae000 T vce_v2_0_enable_mgcg
+ffffffff81bae080 t vce_v2_0_set_dyn_cg
+ffffffff81bae2e0 T vce_v2_0_bo_size
+ffffffff81bae350 T vce_v2_0_resume
+ffffffff81baf000 t pp_early_init
+ffffffff81baf110 t pp_late_init
+ffffffff81baf240 t pp_sw_init
+ffffffff81baf260 t pp_sw_fini
+ffffffff81baf2f0 t pp_hw_init
+ffffffff81baf350 t pp_hw_fini
+ffffffff81baf390 t pp_late_fini
+ffffffff81baf3f0 t pp_suspend
+ffffffff81baf410 t pp_resume
+ffffffff81baf430 t pp_is_idle
+ffffffff81baf460 t pp_wait_for_idle
+ffffffff81baf490 t pp_sw_reset
+ffffffff81baf4c0 t pp_set_clockgating_state
+ffffffff81baf4f0 t pp_set_powergating_state
+ffffffff81baf520 t pp_dpm_set_fan_control_mode
+ffffffff81baf5b0 t pp_dpm_get_fan_control_mode
+ffffffff81baf640 t pp_dpm_set_fan_speed_percent
+ffffffff81baf6d0 t pp_dpm_get_fan_speed_percent
+ffffffff81baf760 t pp_dpm_force_clock_level
+ffffffff81baf810 t pp_dpm_print_clock_levels
+ffffffff81baf8c0 t pp_dpm_force_performance_level
+ffffffff81baf9e0 t pp_dpm_get_sclk_od
+ffffffff81bafa70 t pp_dpm_set_sclk_od
+ffffffff81bafb00 t pp_dpm_get_mclk_od
+ffffffff81bafb90 t pp_dpm_set_mclk_od
+ffffffff81bafc20 t pp_dpm_read_sensor
+ffffffff81bafce0 t pp_dpm_get_performance_level
+ffffffff81bafd50 t pp_dpm_get_current_power_state
+ffffffff81bafe00 t pp_dpm_get_fan_speed_rpm
+ffffffff81bafe90 t pp_dpm_get_pp_num_states
+ffffffff81bb0010 t pp_dpm_get_pp_table
+ffffffff81bb0090 t pp_dpm_set_pp_table
+ffffffff81bb0200 t pp_dpm_switch_power_profile
+ffffffff81bb0330 t pp_dpm_get_vce_clock_state
+ffffffff81bb0380 t pp_dpm_dispatch_tasks
+ffffffff81bb0410 t pp_dpm_load_fw
+ffffffff81bb0440 t pp_dpm_fw_loading_complete
+ffffffff81bb0470 t pp_set_powergating_by_smu
+ffffffff81bb05d0 t pp_set_clockgating_by_smu
+ffffffff81bb0630 t pp_set_power_limit
+ffffffff81bb06e0 t pp_get_power_limit
+ffffffff81bb0770 t pp_get_power_profile_mode
+ffffffff81bb07f0 t pp_set_power_profile_mode
+ffffffff81bb08a0 t pp_odn_edit_dpm_table
+ffffffff81bb08f0 t pp_dpm_get_sclk
+ffffffff81bb0980 t pp_dpm_get_mclk
+ffffffff81bb0a10 t pp_display_configuration_change
+ffffffff81bb0a80 t pp_get_display_power_level
+ffffffff81bb0b00 t pp_get_current_clocks
+ffffffff81bb0c40 t pp_get_clock_by_type
+ffffffff81bb0cd0 t pp_get_clock_by_type_with_latency
+ffffffff81bb0d60 t pp_get_clock_by_type_with_voltage
+ffffffff81bb0df0 t pp_set_watermarks_for_clocks_ranges
+ffffffff81bb0e70 t pp_display_clock_voltage_request
+ffffffff81bb0ef0 t pp_get_display_mode_validation_clocks
+ffffffff81bb0f90 t pp_notify_smu_enable_pwe
+ffffffff81bb2000 T phm_setup_asic
+ffffffff81bb2050 T phm_power_down_asic
+ffffffff81bb20a0 T phm_set_power_state
+ffffffff81bb2110 T phm_enable_dynamic_state_management
+ffffffff81bb21a0 T phm_disable_dynamic_state_management
+ffffffff81bb2220 T phm_force_dpm_levels
+ffffffff81bb2270 T phm_apply_state_adjust_rules
+ffffffff81bb22c0 T phm_apply_clock_adjust_rules
+ffffffff81bb2310 T phm_powerdown_uvd
+ffffffff81bb2360 T phm_enable_clock_power_gatings
+ffffffff81bb23b0 T phm_disable_clock_power_gatings
+ffffffff81bb2400 T phm_pre_display_configuration_changed
+ffffffff81bb2460 T phm_display_configuration_changed
+ffffffff81bb24c0 T phm_notify_smc_display_config_after_ps_adjustment
+ffffffff81bb2520 T phm_stop_thermal_controller
+ffffffff81bb2570 T phm_register_irq_handlers
+ffffffff81bb25c0 T phm_start_thermal_controller
+ffffffff81bb2670 T phm_check_smc_update_required_for_display_configuration
+ffffffff81bb26c0 T phm_check_states_equal
+ffffffff81bb2710 T phm_store_dal_configuration_data
+ffffffff81bb28a0 T phm_get_dal_power_level
+ffffffff81bb28f0 T phm_set_cpu_power_state
+ffffffff81bb2940 T phm_get_performance_level
+ffffffff81bb2990 T phm_get_clock_info
+ffffffff81bb2af0 T phm_get_current_shallow_sleep_clocks
+ffffffff81bb2b40 T phm_get_clock_by_type
+ffffffff81bb2b90 T phm_get_clock_by_type_with_latency
+ffffffff81bb2be0 T phm_get_clock_by_type_with_voltage
+ffffffff81bb2c30 T phm_set_watermarks_for_clocks_ranges
+ffffffff81bb2c80 T phm_display_clock_voltage_request
+ffffffff81bb2cd0 T phm_get_max_high_clocks
+ffffffff81bb2d20 T phm_disable_smc_firmware_ctf
+ffffffff81bb3000 T hwmgr_early_init
+ffffffff81bb34c0 T hwmgr_sw_init
+ffffffff81bb3530 T hwmgr_sw_fini
+ffffffff81bb3580 T hwmgr_hw_init
+ffffffff81bb3750 T hwmgr_hw_fini
+ffffffff81bb3800 T hwmgr_suspend
+ffffffff81bb3870 T hwmgr_resume
+ffffffff81bb3940 T hwmgr_handle_task
+ffffffff81bb4000 T pp_override_get_default_fuse_value
+ffffffff81bb5000 T psm_init_power_state_table
+ffffffff81bb5240 T psm_fini_power_state_table
+ffffffff81bb5300 T psm_set_boot_states
+ffffffff81bb53d0 T psm_set_performance_states
+ffffffff81bb54a0 T psm_set_user_performance_state
+ffffffff81bb5530 T psm_adjust_power_state_dynamic
+ffffffff81bb6000 T atomctrl_initialize_mc_reg_table
+ffffffff81bb6220 T atomctrl_set_engine_dram_timings_rv770
+ffffffff81bb6280 T atomctrl_get_memory_pll_dividers_si
+ffffffff81bb6370 T atomctrl_get_memory_pll_dividers_vi
+ffffffff81bb63e0 T atomctrl_get_memory_pll_dividers_ai
+ffffffff81bb6490 T atomctrl_get_engine_pll_dividers_kong
+ffffffff81bb6510 T atomctrl_get_engine_pll_dividers_vi
+ffffffff81bb65d0 T atomctrl_get_engine_pll_dividers_ai
+ffffffff81bb66b0 T atomctrl_get_dfs_pll_dividers_vi
+ffffffff81bb6770 T atomctrl_get_reference_clock
+ffffffff81bb67d0 T atomctrl_is_voltage_controlled_by_gpio_v3
+ffffffff81bb6880 T atomctrl_get_voltage_table_v3
+ffffffff81bb69d0 T atomctrl_get_pp_assign_pin
+ffffffff81bb6ac0 T atomctrl_calculate_voltage_evv_on_sclk
+ffffffff81bb70c0 T atomctrl_get_voltage_evv_on_sclk
+ffffffff81bb7140 T atomctrl_get_voltage_evv
+ffffffff81bb71f0 T atomctrl_get_mpll_reference_clock
+ffffffff81bb7260 T atomctrl_get_memory_clock_spread_spectrum
+ffffffff81bb7280 t asic_internal_ss_get_ss_asignment
+ffffffff81bb7390 T atomctrl_get_engine_clock_spread_spectrum
+ffffffff81bb73b0 T atomctrl_read_efuse
+ffffffff81bb7440 T atomctrl_set_ac_timing_ai
+ffffffff81bb74a0 T atomctrl_get_voltage_evv_on_sclk_ai
+ffffffff81bb7510 T atomctrl_get_smc_sclk_range_table
+ffffffff81bb75d0 T atomctrl_get_avfs_information
+ffffffff81bb7750 T atomctrl_get_svi2_info
+ffffffff81bb7840 T atomctrl_get_leakage_id_from_efuse
+ffffffff81bb78a0 T atomctrl_get_leakage_vddc_base_on_leakage
+ffffffff81bb7a40 T atomctrl_get_voltage_range
+ffffffff81bb8000 T pp_atomfwctrl_is_voltage_controlled_by_gpio_v4
+ffffffff81bb80d0 T pp_atomfwctrl_get_voltage_table_v4
+ffffffff81bb8280 T pp_atomfwctrl_get_pp_assign_pin
+ffffffff81bb8360 T pp_atomfwctrl_enter_self_refresh
+ffffffff81bb8390 T pp_atomfwctrl_get_gpu_pll_dividers_vega10
+ffffffff81bb8430 T pp_atomfwctrl_get_avfs_information
+ffffffff81bb8760 T pp_atomfwctrl_get_gpio_information
+ffffffff81bb8800 T pp_atomfwctrl_get_clk_information_by_clkid
+ffffffff81bb8880 T pp_atomfwctrl_get_vbios_bootup_values
+ffffffff81bb8bb0 T pp_atomfwctrl_get_smc_dpm_information
+ffffffff81bb9000 T encode_pcie_lane_width
+ffffffff81bb9030 T decode_pcie_lane_width
+ffffffff81bba000 t pp_tables_v1_0_initialize
+ffffffff81bbb360 t pp_tables_v1_0_uninitialize
+ffffffff81bbb500 T get_number_of_powerplay_table_entries_v1_0
+ffffffff81bbb5b0 T get_powerplay_table_entry_v1_0
+ffffffff81bbc000 T pp_tables_get_response_times
+ffffffff81bbc0d0 T pp_tables_get_num_of_entries
+ffffffff81bbc190 T pp_tables_get_entry
+ffffffff81bbc4c0 t init_non_clock_fields
+ffffffff81bbc630 t pp_tables_initialize
+ffffffff81bbda50 t pp_tables_uninitialize
+ffffffff81bbdc50 t get_number_of_vce_state_table_entries
+ffffffff81bbdd50 t get_vce_state_table_entry
+ffffffff81bbe000 T smu10_init_function_pointers
+ffffffff81bbe040 t smu10_hwmgr_backend_init
+ffffffff81bbe720 t smu10_hwmgr_backend_fini
+ffffffff81bbe850 t smu10_setup_asic_task
+ffffffff81bbe8b0 t smu10_get_power_state_size
+ffffffff81bbe8e0 t smu10_apply_state_adjust_rules
+ffffffff81bbe910 t smu10_dpm_force_dpm_level
+ffffffff81bbebe0 t smu10_enable_dpm_tasks
+ffffffff81bbec10 t smu10_disable_dpm_tasks
+ffffffff81bbec40 t smu10_dpm_patch_boot_state
+ffffffff81bbec70 t smu10_dpm_get_pp_table_entry
+ffffffff81bbecc0 t smu10_dpm_get_num_of_pp_table_entries
+ffffffff81bbed10 t smu10_powergate_vcn
+ffffffff81bbed70 t smu10_dpm_get_mclk
+ffffffff81bbedc0 t smu10_dpm_get_sclk
+ffffffff81bbee10 t smu10_set_power_state_tasks
+ffffffff81bbee80 t smu10_set_cpu_power_state
+ffffffff81bbeeb0 t smu10_store_cc6_data
+ffffffff81bbef30 t smu10_get_dal_power_level
+ffffffff81bbef60 t smu10_get_performance_level
+ffffffff81bbeff0 t smu10_get_current_shallow_sleep_clocks
+ffffffff81bbf050 t smu10_get_clock_by_type_with_latency
+ffffffff81bbf1a0 t smu10_get_clock_by_type_with_voltage
+ffffffff81bbf290 t smu10_set_watermarks_for_clocks_ranges
+ffffffff81bbf300 t smu10_display_clock_voltage_request
+ffffffff81bbf3a0 t smu10_get_max_high_clocks
+ffffffff81bbf3d0 t smu10_gfx_off_control
+ffffffff81bbf490 t smu10_power_off_asic
+ffffffff81bbf4e0 t smu10_force_clock_level
+ffffffff81bbf690 t smu10_print_clock_levels
+ffffffff81bbf6e0 t smu10_read_sensor
+ffffffff81bbf7a0 t smu10_set_active_display_count
+ffffffff81bbf7f0 t smu10_set_deep_sleep_dcefclk
+ffffffff81bbf860 t smu10_powergate_mmhub
+ffffffff81bbf880 t smu10_smus_notify_pwe
+ffffffff81bbf8a0 t smu10_dpm_get_pp_table_entry_callback
+ffffffff81bc0000 T smu7_powerdown_uvd
+ffffffff81bc0050 T smu7_disable_clock_power_gating
+ffffffff81bc00e0 T smu7_powergate_uvd
+ffffffff81bc01f0 T smu7_powergate_vce
+ffffffff81bc02d0 T smu7_update_clock_gatings
+ffffffff81bc0670 T smu7_powergate_gfx
+ffffffff81bc1000 T smu7_disable_dpm_tasks
+ffffffff81bc1600 t smu7_avfs_control
+ffffffff81bc16d0 T smu7_reset_asic_tasks
+ffffffff81bc1700 T smu7_get_sleep_divider_id_from_clock
+ffffffff81bc17a0 T smu7_init_function_pointers
+ffffffff81bc1800 t smu7_set_dpm_event_sources
+ffffffff81bc1920 t smu7_copy_and_switch_arb_sets
+ffffffff81bc1b60 t smu7_hwmgr_backend_init
+ffffffff81bc38b0 t smu7_hwmgr_backend_fini
+ffffffff81bc3920 t smu7_setup_asic_task
+ffffffff81bc3c60 t smu7_get_power_state_size
+ffffffff81bc3c90 t smu7_apply_state_adjust_rules
+ffffffff81bc3f40 t smu7_force_dpm_level
+ffffffff81bc43b0 t smu7_enable_dpm_tasks
+ffffffff81bc65e0 t smu7_dpm_patch_boot_state
+ffffffff81bc6720 t smu7_get_pp_table_entry
+ffffffff81bc6b40 t smu7_get_number_of_powerplay_table_entries
+ffffffff81bc6ba0 t smu7_dpm_get_mclk
+ffffffff81bc6c30 t smu7_dpm_get_sclk
+ffffffff81bc6cc0 t smu7_set_power_state_tasks
+ffffffff81bc79f0 t smu7_notify_smc_display_config_after_ps_adjustment
+ffffffff81bc7a40 t smu7_display_configuration_changed_task
+ffffffff81bc7c00 t smu7_set_max_fan_rpm_output
+ffffffff81bc7c30 t smu7_set_max_fan_pwm_output
+ffffffff81bc7c50 t smu7_set_fan_control_mode
+ffffffff81bc7ce0 t smu7_get_fan_control_mode
+ffffffff81bc7d20 t smu7_register_irq_handlers
+ffffffff81bc7dc0 t smu7_check_smc_update_required_for_display_configuration
+ffffffff81bc7e50 t smu7_check_states_equal
+ffffffff81bc8000 t smu7_get_clock_by_type
+ffffffff81bc81e0 t smu7_get_max_high_clocks
+ffffffff81bc8260 t smu7_force_clock_level
+ffffffff81bc8360 t smu7_print_clock_levels
+ffffffff81bc83b0 t smu7_get_sclk_od
+ffffffff81bc8410 t smu7_set_sclk_od
+ffffffff81bc84c0 t smu7_get_mclk_od
+ffffffff81bc8520 t smu7_set_mclk_od
+ffffffff81bc85d0 t smu7_read_sensor
+ffffffff81bc8880 t smu7_notify_cac_buffer_info
+ffffffff81bc8a20 t smu7_get_thermal_temperature_range
+ffffffff81bc8a90 t smu7_get_power_profile_mode
+ffffffff81bc8ae0 t smu7_set_power_profile_mode
+ffffffff81bc8cf0 t smu7_odn_edit_dpm_table
+ffffffff81bc8ea0 t phm_add_voltage
+ffffffff81bc8fb0 t smu7_get_profiling_clk
+ffffffff81bc9170 t smu7_check_dpm_table_updated
+ffffffff81bc92b0 t smu7_odn_initial_default_setting
+ffffffff81bc93d0 t get_pcie_lane_support
+ffffffff81bc9660 t smu7_get_pp_table_entry_callback_func_v0
+ffffffff81bc9810 t smu7_get_pp_table_entry_callback_func_v1
+ffffffff81bca000 T smu7_enable_didt_config
+ffffffff81bca2c0 t smu7_program_pt_config_registers
+ffffffff81bca4c0 t smu7_enable_didt
+ffffffff81bca690 T smu7_disable_didt_config
+ffffffff81bca850 T smu7_enable_smc_cac
+ffffffff81bca8d0 T smu7_disable_smc_cac
+ffffffff81bca950 T smu7_set_power_limit
+ffffffff81bca9a0 T smu7_enable_power_containment
+ffffffff81bcab10 T smu7_disable_power_containment
+ffffffff81bcac30 T smu7_power_control_set_level
+ffffffff81bcb000 T smu7_fan_ctrl_get_fan_speed_info
+ffffffff81bcb080 T smu7_fan_ctrl_get_fan_speed_percent
+ffffffff81bcb140 T smu7_fan_ctrl_get_fan_speed_rpm
+ffffffff81bcb1f0 T smu7_fan_ctrl_set_static_mode
+ffffffff81bcb320 T smu7_fan_ctrl_set_default_mode
+ffffffff81bcb400 T smu7_fan_ctrl_start_smc_fan_control
+ffffffff81bcb500 T smu7_fan_ctrl_stop_smc_fan_control
+ffffffff81bcb520 T smu7_fan_ctrl_set_fan_speed_percent
+ffffffff81bcb700 T smu7_fan_ctrl_reset_fan_speed_to_default
+ffffffff81bcb8e0 T smu7_fan_ctrl_set_fan_speed_rpm
+ffffffff81bcbab0 T smu7_thermal_get_temperature
+ffffffff81bcbb10 T smu7_thermal_disable_alert
+ffffffff81bcbbb0 T smu7_thermal_stop_thermal_controller
+ffffffff81bcbd20 T smu7_start_thermal_controller
+ffffffff81bcc0d0 T smu7_thermal_ctrl_uninitialize_thermal_controller
+ffffffff81bcd000 T smu8_dpm_update_uvd_dpm
+ffffffff81bcd100 T smu8_init_function_pointers
+ffffffff81bcd140 t smu8_hwmgr_backend_init
+ffffffff81bcd640 t smu8_hwmgr_backend_fini
+ffffffff81bcd6b0 t smu8_setup_asic_task
+ffffffff81bcdbb0 t smu8_get_power_state_size
+ffffffff81bcdbe0 t smu8_apply_state_adjust_rules
+ffffffff81bcdd20 t smu8_dpm_force_dpm_level
+ffffffff81bce010 t smu8_enable_dpm_tasks
+ffffffff81bce140 t smu8_disable_dpm_tasks
+ffffffff81bce210 t smu8_dpm_patch_boot_state
+ffffffff81bce270 t smu8_dpm_get_pp_table_entry
+ffffffff81bce2c0 t smu8_dpm_get_num_of_pp_table_entries
+ffffffff81bce310 t smu8_dpm_powerdown_uvd
+ffffffff81bce350 t smu8_dpm_powergate_vce
+ffffffff81bce520 t smu8_dpm_powergate_uvd
+ffffffff81bce620 t smu8_dpm_get_mclk
+ffffffff81bce650 t smu8_dpm_get_sclk
+ffffffff81bce6c0 t smu8_set_power_state_tasks
+ffffffff81bce9c0 t smu8_set_cpu_power_state
+ffffffff81bcea30 t smu8_store_cc6_data
+ffffffff81bceac0 t smu8_get_dal_power_level
+ffffffff81bceb30 t smu8_get_performance_level
+ffffffff81bcec30 t smu8_get_current_shallow_sleep_clocks
+ffffffff81bcec90 t smu8_get_clock_by_type
+ffffffff81bcedf0 t smu8_get_max_high_clocks
+ffffffff81bceeb0 t smu8_power_off_asic
+ffffffff81bcef20 t smu8_force_clock_level
+ffffffff81bcef80 t smu8_print_clock_levels
+ffffffff81bcefd0 t smu8_read_sensor
+ffffffff81bcf2d0 t smu8_notify_cac_buffer_info
+ffffffff81bcf380 t smu8_get_thermal_temperature_range
+ffffffff81bcf3d0 t smu8_dpm_get_pp_table_entry_callback
+ffffffff81bd0000 T convert_to_vid
+ffffffff81bd0050 T convert_to_vddc
+ffffffff81bd0090 T phm_set_field_to_u32
+ffffffff81bd00f0 T phm_wait_on_register
+ffffffff81bd0200 T phm_wait_on_indirect_register
+ffffffff81bd0340 T phm_wait_for_register_unequal
+ffffffff81bd0450 T phm_wait_for_indirect_register_unequal
+ffffffff81bd0580 T phm_cf_want_uvd_power_gating
+ffffffff81bd05b0 T phm_cf_want_vce_power_gating
+ffffffff81bd05e0 T phm_trim_voltage_table
+ffffffff81bd0710 T phm_get_svi2_mvdd_voltage_table
+ffffffff81bd08a0 T phm_get_svi2_vddci_voltage_table
+ffffffff81bd0a30 T phm_get_svi2_vdd_voltage_table
+ffffffff81bd0ae0 T phm_trim_voltage_table_to_fit_state_table
+ffffffff81bd0be0 T phm_reset_single_dpm_table
+ffffffff81bd0c40 T phm_setup_pcie_table_entry
+ffffffff81bd0c80 T phm_get_dpm_level_enable_mask_value
+ffffffff81bd0d50 T phm_get_voltage_index
+ffffffff81bd0de0 T phm_get_voltage_id
+ffffffff81bd0e60 T phm_find_closest_vddci
+ffffffff81bd0ec0 T phm_find_boot_level
+ffffffff81bd0f30 T phm_get_sclk_for_voltage_evv
+ffffffff81bd0fe0 T phm_initializa_dynamic_state_adjustment_rule_settings
+ffffffff81bd10a0 T phm_get_lowest_enabled_level
+ffffffff81bd10e0 T phm_apply_dal_min_voltage_request
+ffffffff81bd11c0 T phm_get_voltage_evv_on_sclk
+ffffffff81bd1260 T phm_irq_process
+ffffffff81bd1350 T smu9_register_irq_handlers
+ffffffff81bd1400 T smu_atom_get_data_table
+ffffffff81bd1470 T smu_get_voltage_dependency_table_ppt_v1
+ffffffff81bd1550 T smu_set_watermarks_for_clocks_ranges
+ffffffff81bd2000 T cast_phw_vega10_power_state
+ffffffff81bd2060 T cast_const_phw_vega10_power_state
+ffffffff81bd20c0 T vega10_enable_disable_vce_dpm
+ffffffff81bd2150 T vega10_enable_smc_features
+ffffffff81bd2170 T vega10_display_clock_voltage_request
+ffffffff81bd21f0 T vega10_enable_disable_uvd_dpm
+ffffffff81bd2280 T vega10_hwmgr_init
+ffffffff81bd22c0 t vega10_hwmgr_backend_init
+ffffffff81bd30e0 t vega10_hwmgr_backend_fini
+ffffffff81bd3150 t vega10_setup_asic_task
+ffffffff81bd3280 t vega10_get_power_state_size
+ffffffff81bd32b0 t vega10_apply_state_adjust_rules
+ffffffff81bd3600 t vega10_dpm_force_dpm_level
+ffffffff81bd3b30 t vega10_enable_dpm_tasks
+ffffffff81bd62e0 t vega10_disable_dpm_tasks
+ffffffff81bd68d0 t vega10_patch_boot_state
+ffffffff81bd6900 t vega10_get_pp_table_entry
+ffffffff81bd6960 t vega10_power_gate_vce
+ffffffff81bd6a00 t vega10_power_gate_uvd
+ffffffff81bd6aa0 t vega10_dpm_get_mclk
+ffffffff81bd6b30 t vega10_dpm_get_sclk
+ffffffff81bd6bc0 t vega10_set_power_state_tasks
+ffffffff81bd7430 t vega10_notify_smc_display_config_after_ps_adjustment
+ffffffff81bd75d0 t vega10_display_configuration_changed_task
+ffffffff81bd7690 t vega10_set_fan_control_mode
+ffffffff81bd7700 t vega10_get_fan_control_mode
+ffffffff81bd7740 t vega10_check_smc_update_required_for_display_configuration
+ffffffff81bd77a0 t vega10_check_states_equal
+ffffffff81bd7920 t vega10_get_dal_power_level
+ffffffff81bd7960 t vega10_get_clock_by_type_with_latency
+ffffffff81bd7b80 t vega10_get_clock_by_type_with_voltage
+ffffffff81bd7c60 t vega10_set_watermarks_for_clocks_ranges
+ffffffff81bd7cc0 t vega10_power_off_asic
+ffffffff81bd7d30 t vega10_force_clock_level
+ffffffff81bd7e90 t vega10_print_clock_levels
+ffffffff81bd7ee0 t vega10_get_sclk_od
+ffffffff81bd7f40 t vega10_set_sclk_od
+ffffffff81bd8030 t vega10_get_mclk_od
+ffffffff81bd8090 t vega10_set_mclk_od
+ffffffff81bd8140 t vega10_read_sensor
+ffffffff81bd82f0 t vega10_avfs_enable
+ffffffff81bd83b0 t vega10_notify_cac_buffer_info
+ffffffff81bd8450 t vega10_get_thermal_temperature_range
+ffffffff81bd84a0 t vega10_get_power_profile_mode
+ffffffff81bd84f0 t vega10_set_power_profile_mode
+ffffffff81bd85d0 t vega10_odn_edit_dpm_table
+ffffffff81bd8b30 t vega10_upload_dpm_bootup_level
+ffffffff81bd8c00 t vega10_upload_dpm_max_level
+ffffffff81bd8cb0 t vega10_trim_voltage_table_to_fit_state_table
+ffffffff81bd8db0 t vega10_odn_initial_default_setting
+ffffffff81bd8f80 t vega10_populate_all_graphic_levels
+ffffffff81bd9180 t vega10_populate_all_memory_levels
+ffffffff81bd92f0 t vega10_populate_single_gfx_level
+ffffffff81bd9450 t vega10_populate_single_soc_level
+ffffffff81bd95b0 t vega10_populate_single_memory_level
+ffffffff81bd9730 t vega10_get_pp_table_entry_callback_func
+ffffffff81bda000 T vega10_enable_didt_config
+ffffffff81bdb6f0 T vega10_disable_didt_config
+ffffffff81bdb980 T vega10_initialize_power_tune_defaults
+ffffffff81bdbab0 T vega10_set_power_limit
+ffffffff81bdbb00 T vega10_enable_power_containment
+ffffffff81bdbc10 T vega10_disable_power_containment
+ffffffff81bdbce0 T vega10_power_control_set_level
+ffffffff81bdbd40 t vega10_didt_set_mask
+ffffffff81bdd000 T vega10_pp_tables_initialize
+ffffffff81bde850 t vega10_pp_tables_uninitialize
+ffffffff81bdea00 T vega10_get_number_of_powerplay_table_entries
+ffffffff81bdeab0 T vega10_get_powerplay_table_entry
+ffffffff81bdf000 T vega10_fan_ctrl_get_fan_speed_info
+ffffffff81bdf080 T vega10_fan_ctrl_get_fan_speed_percent
+ffffffff81bdf110 T vega10_fan_ctrl_get_fan_speed_rpm
+ffffffff81bdf1d0 T vega10_fan_ctrl_set_static_mode
+ffffffff81bdf2e0 T vega10_fan_ctrl_set_default_mode
+ffffffff81bdf3b0 T vega10_fan_ctrl_start_smc_fan_control
+ffffffff81bdf470 T vega10_fan_ctrl_stop_smc_fan_control
+ffffffff81bdf530 T vega10_fan_ctrl_set_fan_speed_percent
+ffffffff81bdf670 T vega10_fan_ctrl_reset_fan_speed_to_default
+ffffffff81bdf730 T vega10_fan_ctrl_set_fan_speed_rpm
+ffffffff81bdf870 T vega10_thermal_get_temperature
+ffffffff81bdf8c0 T vega10_thermal_disable_alert
+ffffffff81bdf980 T vega10_thermal_stop_thermal_controller
+ffffffff81bdfa60 T vega10_thermal_setup_fan_table
+ffffffff81bdfc00 T vega10_thermal_start_smc_fan_control
+ffffffff81bdfca0 T vega10_start_thermal_controller
+ffffffff81bdff40 T vega10_thermal_ctrl_uninitialize_thermal_controller
+ffffffff81be0000 T vega12_enable_disable_vce_dpm
+ffffffff81be0090 T vega12_display_clock_voltage_request
+ffffffff81be0110 T vega12_enable_disable_uvd_dpm
+ffffffff81be01a0 T vega12_hwmgr_init
+ffffffff81be01e0 t vega12_hwmgr_backend_init
+ffffffff81be0a00 t vega12_hwmgr_backend_fini
+ffffffff81be0a50 t vega12_setup_asic_task
+ffffffff81be0a90 t vega12_apply_clocks_adjust_rules
+ffffffff81be0f00 t vega12_dpm_force_dpm_level
+ffffffff81be1350 t vega12_enable_dpm_tasks
+ffffffff81be1bd0 t vega12_disable_dpm_tasks
+ffffffff81be1cc0 t vega12_patch_boot_state
+ffffffff81be1cf0 t vega12_power_gate_vce
+ffffffff81be1d90 t vega12_power_gate_uvd
+ffffffff81be1e30 t vega12_dpm_get_mclk
+ffffffff81be1e80 t vega12_dpm_get_sclk
+ffffffff81be1ed0 t vega12_notify_smc_display_config_after_ps_adjustment
+ffffffff81be2020 t vega12_pre_display_configuration_changed_task
+ffffffff81be2110 t vega12_display_configuration_changed_task
+ffffffff81be21f0 t vega12_set_fan_control_mode
+ffffffff81be2250 t vega12_get_fan_control_mode
+ffffffff81be2290 t vega12_check_smc_update_required_for_display_configuration
+ffffffff81be22f0 t vega12_get_dal_power_level
+ffffffff81be2320 t vega12_get_clock_by_type_with_latency
+ffffffff81be2630 t vega12_get_clock_by_type_with_voltage
+ffffffff81be2660 t vega12_set_watermarks_for_clocks_ranges
+ffffffff81be26e0 t vega12_power_off_asic
+ffffffff81be27e0 t vega12_force_clock_level
+ffffffff81be2940 t vega12_print_clock_levels
+ffffffff81be2990 t vega12_gfx_off_control
+ffffffff81be29f0 t vega12_read_sensor
+ffffffff81be2b30 t vega12_notify_cac_buffer_info
+ffffffff81be2bd0 t vega12_get_thermal_temperature_range
+ffffffff81be2c20 t vega12_upload_dpm_min_level
+ffffffff81be2e30 t vega12_upload_dpm_max_level
+ffffffff81be3010 t vega12_setup_single_dpm_table
+ffffffff81be4000 T vega12_pp_tables_initialize
+ffffffff81be47c0 t vega12_pp_tables_uninitialize
+ffffffff81be5000 T vega12_fan_ctrl_get_fan_speed_info
+ffffffff81be5040 T vega12_fan_ctrl_get_fan_speed_rpm
+ffffffff81be50c0 T vega12_fan_ctrl_start_smc_fan_control
+ffffffff81be50f0 T vega12_fan_ctrl_stop_smc_fan_control
+ffffffff81be5120 T vega12_fan_ctrl_reset_fan_speed_to_default
+ffffffff81be5150 T vega12_thermal_get_temperature
+ffffffff81be51a0 T vega12_thermal_disable_alert
+ffffffff81be51f0 T vega12_thermal_stop_thermal_controller
+ffffffff81be5240 T vega12_thermal_setup_fan_table
+ffffffff81be5260 T vega12_thermal_start_smc_fan_control
+ffffffff81be5290 T vega12_start_thermal_controller
+ffffffff81be6000 T ci_is_smc_ram_running
+ffffffff81be6080 t ci_smu_init
+ffffffff81be60e0 t ci_smu_fini
+ffffffff81be6130 t ci_start_smu
+ffffffff81be6160 t ci_send_msg_to_smc
+ffffffff81be6200 t ci_send_msg_to_smc_with_parameter
+ffffffff81be62b0 t ci_update_smc_table
+ffffffff81be6590 t ci_process_firmware_header
+ffffffff81be6ae0 t ci_update_sclk_threshold
+ffffffff81be6d30 t ci_thermal_setup_fan_table
+ffffffff81be6fa0 t ci_init_smc_table
+ffffffff81be8a00 t ci_populate_all_graphic_levels
+ffffffff81be8ee0 t ci_populate_all_memory_levels
+ffffffff81be9790 t ci_initialize_mc_reg_table
+ffffffff81bea3b0 t ci_get_offsetof
+ffffffff81bea400 t ci_get_mac_definition
+ffffffff81bea440 t ci_is_dpm_running
+ffffffff81bea4c0 t ci_update_dpm_settings
+ffffffff81bea890 t ci_copy_bytes_to_smc
+ffffffff81beab70 t ci_program_memory_timing_parameters
+ffffffff81bead50 t ci_populate_smc_voltage_table
+ffffffff81beb000 t fiji_smu_init
+ffffffff81beb090 t fiji_start_smu
+ffffffff81beb610 t fiji_update_smc_table
+ffffffff81beb7c0 t fiji_process_firmware_header
+ffffffff81beb900 t fiji_update_sclk_threshold
+ffffffff81beb9d0 t fiji_thermal_setup_fan_table
+ffffffff81bebc60 t fiji_thermal_avfs_enable
+ffffffff81bebca0 t fiji_init_smc_table
+ffffffff81bed6b0 t fiji_populate_all_graphic_levels
+ffffffff81bedc20 t fiji_populate_all_memory_levels
+ffffffff81bee020 t fiji_initialize_mc_reg_table
+ffffffff81bee1c0 t fiji_get_offsetof
+ffffffff81bee240 t fiji_get_mac_definition
+ffffffff81bee290 t fiji_is_dpm_running
+ffffffff81bee2e0 t fiji_is_hw_avfs_present
+ffffffff81bee350 t fiji_update_dpm_settings
+ffffffff81bee720 t fiji_program_memory_timing_parameters
+ffffffff81bee900 t fiji_get_dependency_volt_by_clk
+ffffffff81bef000 T iceland_thermal_setup_fan_table
+ffffffff81bef270 t iceland_smu_init
+ffffffff81bef300 t iceland_start_smu
+ffffffff81bef4b0 t iceland_request_smu_load_specific_fw
+ffffffff81bef4e0 t iceland_process_firmware_header
+ffffffff81bef640 t iceland_update_sclk_threshold
+ffffffff81bef890 t iceland_init_smc_table
+ffffffff81bf0b00 t iceland_populate_all_graphic_levels
+ffffffff81bf1090 t iceland_populate_all_memory_levels
+ffffffff81bf1920 t iceland_initialize_mc_reg_table
+ffffffff81bf2540 t iceland_get_offsetof
+ffffffff81bf25c0 t iceland_get_mac_definition
+ffffffff81bf2620 t iceland_is_dpm_running
+ffffffff81bf2670 t iceland_smu_upload_firmware_image
+ffffffff81bf2940 t iceland_program_memory_timing_parameters
+ffffffff81bf2b20 t iceland_populate_smc_voltage_table
+ffffffff81bf3000 T polaris10_thermal_avfs_enable
+ffffffff81bf3080 t polaris10_smu_init
+ffffffff81bf3110 t polaris10_start_smu
+ffffffff81bf36f0 t polaris10_update_smc_table
+ffffffff81bf3960 t polaris10_process_firmware_header
+ffffffff81bf3aa0 t polaris10_update_sclk_threshold
+ffffffff81bf3b90 t polaris10_thermal_setup_fan_table
+ffffffff81bf3e30 t polaris10_init_smc_table
+ffffffff81bf5840 t polaris10_populate_all_graphic_levels
+ffffffff81bf5eb0 t polaris10_populate_all_memory_levels
+ffffffff81bf6180 t polaris10_get_offsetof
+ffffffff81bf6200 t polaris10_get_mac_definition
+ffffffff81bf6250 t polaris10_is_dpm_running
+ffffffff81bf62a0 t polaris10_is_hw_avfs_present
+ffffffff81bf62f0 t polaris10_update_dpm_settings
+ffffffff81bf66c0 t polaris10_program_memory_timing_parameters
+ffffffff81bf6890 t polaris10_get_dependency_volt_by_clk
+ffffffff81bf6a60 t polaris10_calculate_sclk_params
+ffffffff81bf7000 t smu10_smu_init
+ffffffff81bf7120 t smu10_smu_fini
+ffffffff81bf71c0 t smu10_start_smu
+ffffffff81bf72a0 t smu10_read_arg_from_smc
+ffffffff81bf72c0 t smu10_send_msg_to_smc
+ffffffff81bf73c0 t smu10_send_msg_to_smc_with_parameter
+ffffffff81bf74e0 t smu10_smc_table_manager
+ffffffff81bf8000 T smu7_copy_bytes_from_smc
+ffffffff81bf8260 T smu7_read_smc_sram_dword
+ffffffff81bf8360 T smu7_copy_bytes_to_smc
+ffffffff81bf8670 T smu7_program_jump_on_start
+ffffffff81bf86c0 T smu7_is_smc_ram_running
+ffffffff81bf8740 T smu7_send_msg_to_smc
+ffffffff81bf8800 T smu7_send_msg_to_smc_without_waiting
+ffffffff81bf8850 T smu7_send_msg_to_smc_with_parameter
+ffffffff81bf8940 T smu7_send_msg_to_smc_with_parameter_without_waiting
+ffffffff81bf89b0 T smu7_send_msg_to_smc_offset
+ffffffff81bf8a40 T smu7_convert_fw_type_to_cgs
+ffffffff81bf8b10 T smu7_write_smc_sram_dword
+ffffffff81bf8c00 T smu7_request_smu_load_fw
+ffffffff81bf9860 T smu7_check_fw_load_finish
+ffffffff81bf98d0 T smu7_reload_firmware
+ffffffff81bf98f0 T smu7_upload_smu_firmware_image
+ffffffff81bf9ac0 T smu7_setup_pwr_virus
+ffffffff81bf9e70 T smu7_init
+ffffffff81bf9f70 T smu7_smu_fini
+ffffffff81bfb000 t smu8_smu_init
+ffffffff81bfb2b0 t smu8_smu_fini
+ffffffff81bfb340 t smu8_start_smu
+ffffffff81bfc370 t smu8_check_fw_load_finish
+ffffffff81bfc450 t smu8_get_argument
+ffffffff81bfc4a0 t smu8_send_msg_to_smc
+ffffffff81bfc570 t smu8_send_msg_to_smc_with_parameter
+ffffffff81bfc660 t smu8_download_pptable_settings
+ffffffff81bfc7a0 t smu8_upload_pptable_settings
+ffffffff81bfc8e0 t smu8_is_dpm_running
+ffffffff81bfd000 T smu9_is_smc_ram_running
+ffffffff81bfd060 T smu9_send_msg_to_smc
+ffffffff81bfd190 T smu9_send_msg_to_smc_with_parameter
+ffffffff81bfd2e0 T smu9_get_argument
+ffffffff81bfe000 T smum_thermal_avfs_enable
+ffffffff81bfe040 T smum_thermal_setup_fan_table
+ffffffff81bfe080 T smum_update_sclk_threshold
+ffffffff81bfe0c0 T smum_update_smc_table
+ffffffff81bfe100 T smum_get_offsetof
+ffffffff81bfe150 T smum_process_firmware_header
+ffffffff81bfe190 T smum_get_argument
+ffffffff81bfe1d0 T smum_get_mac_definition
+ffffffff81bfe210 T smum_download_powerplay_table
+ffffffff81bfe250 T smum_upload_powerplay_table
+ffffffff81bfe290 T smum_send_msg_to_smc
+ffffffff81bfe2e0 T smum_send_msg_to_smc_with_parameter
+ffffffff81bfe330 T smum_init_smc_table
+ffffffff81bfe370 T smum_populate_all_graphic_levels
+ffffffff81bfe3b0 T smum_populate_all_memory_levels
+ffffffff81bfe3f0 T smum_initialize_mc_reg_table
+ffffffff81bfe430 T smum_is_dpm_running
+ffffffff81bfe470 T smum_is_hw_avfs_present
+ffffffff81bfe4b0 T smum_update_dpm_settings
+ffffffff81bfe4f0 T smum_smc_table_manager
+ffffffff81bff000 T tonga_populate_all_memory_levels
+ffffffff81bff7c0 t tonga_smu_init
+ffffffff81bff850 t tonga_start_smu
+ffffffff81bffba0 t tonga_update_smc_table
+ffffffff81bffd40 t tonga_process_firmware_header
+ffffffff81bffe80 t tonga_update_sclk_threshold
+ffffffff81c000d0 t tonga_thermal_setup_fan_table
+ffffffff81c00340 t tonga_init_smc_table
+ffffffff81c021e0 t tonga_populate_all_graphic_levels
+ffffffff81c02770 t tonga_initialize_mc_reg_table
+ffffffff81c03390 t tonga_get_offsetof
+ffffffff81c03410 t tonga_get_mac_definition
+ffffffff81c03460 t tonga_is_dpm_running
+ffffffff81c034b0 t tonga_update_dpm_settings
+ffffffff81c03880 t tonga_get_dependency_volt_by_clk
+ffffffff81c03a00 t tonga_program_memory_timing_parameters
+ffffffff81c04000 t vega10_smu_init
+ffffffff81c04350 t vega10_smu_fini
+ffffffff81c04430 t vega10_start_smu
+ffffffff81c04550 t vega10_is_dpm_running
+ffffffff81c045a0 t vega10_smc_table_manager
+ffffffff81c05000 T vega12_copy_table_from_smc
+ffffffff81c05140 T vega12_copy_table_to_smc
+ffffffff81c05280 T vega12_enable_smc_features
+ffffffff81c05370 T vega12_get_enabled_smc_features
+ffffffff81c05430 t vega12_smu_init
+ffffffff81c05740 t vega12_smu_fini
+ffffffff81c05820 t vega12_start_smu
+ffffffff81c058c0 t vega12_is_dpm_running
+ffffffff81c06000 T vegam_thermal_avfs_enable
+ffffffff81c06090 t vegam_smu_init
+ffffffff81c06120 t vegam_start_smu
+ffffffff81c064f0 t vegam_update_smc_table
+ffffffff81c06760 t vegam_process_firmware_header
+ffffffff81c068a0 t vegam_update_sclk_threshold
+ffffffff81c06990 t vegam_thermal_setup_fan_table
+ffffffff81c069f0 t vegam_init_smc_table
+ffffffff81c08350 t vegam_populate_all_graphic_levels
+ffffffff81c08ae0 t vegam_populate_all_memory_levels
+ffffffff81c08e40 t vegam_get_offsetof
+ffffffff81c08ec0 t vegam_get_mac_definition
+ffffffff81c08f10 t vegam_is_dpm_running
+ffffffff81c08f60 t vegam_is_hw_avfs_present
+ffffffff81c08fb0 t vegam_program_memory_timing_parameters
+ffffffff81c091d0 t vegam_get_dependency_volt_by_clk
+ffffffff81c093b0 t vegam_calculate_sclk_params
+ffffffff81c0a000 T amdgpu_dm_connector_atomic_set_property
+ffffffff81c0a0a0 T amdgpu_dm_connector_atomic_get_property
+ffffffff81c0a140 T amdgpu_dm_connector_funcs_reset
+ffffffff81c0a1e0 T amdgpu_dm_connector_atomic_duplicate_state
+ffffffff81c0a270 T amdgpu_dm_connector_mode_valid
+ffffffff81c0a440 t create_stream_for_sink
+ffffffff81c0aaf0 t dm_encoder_helper_disable
+ffffffff81c0ab20 t dm_encoder_helper_atomic_check
+ffffffff81c0ab50 T dm_drm_plane_destroy_state
+ffffffff81c0ab90 T amdgpu_dm_connector_init_helper
+ffffffff81c0acd0 T amdgpu_dm_get_encoder_crtc_mask
+ffffffff81c0ad10 T dm_restore_drm_connector_state
+ffffffff81c0ae60 T amdgpu_dm_add_sink_to_freesync_module
+ffffffff81c0b080 T amdgpu_dm_remove_sink_from_freesync_module
+ffffffff81c0b0b0 t dm_early_init
+ffffffff81c0b170 t dm_late_init
+ffffffff81c0b250 t dm_sw_init
+ffffffff81c0b4d0 t dm_sw_fini
+ffffffff81c0b550 t dm_hw_init
+ffffffff81c0c680 t dm_hw_fini
+ffffffff81c0c730 t dm_suspend
+ffffffff81c0c840 t dm_resume
+ffffffff81c0cc10 t dm_is_idle
+ffffffff81c0cc40 t dm_wait_for_idle
+ffffffff81c0cc70 t dm_check_soft_reset
+ffffffff81c0cca0 t dm_soft_reset
+ffffffff81c0ccd0 t dm_set_clockgating_state
+ffffffff81c0cd00 t dm_set_powergating_state
+ffffffff81c0cd30 t dm_bandwidth_update
+ffffffff81c0cd60 t dm_vblank_get_counter
+ffffffff81c0cdd0 t dm_crtc_get_scanoutpos
+ffffffff81c0ce90 t amdgpu_notify_freesync
+ffffffff81c0cf50 t hotplug_notify_work_func
+ffffffff81c0cf70 t emulated_link_detect
+ffffffff81c0d060 t amdgpu_dm_update_connector_after_detect
+ffffffff81c0d1e0 t amdgpu_dm_atomic_check
+ffffffff81c0d6d0 t amdgpu_dm_atomic_commit
+ffffffff81c0d7f0 t dm_atomic_state_alloc
+ffffffff81c0d870 t dm_atomic_state_clear
+ffffffff81c0d8b0 t dm_atomic_state_alloc_free
+ffffffff81c0d8e0 t dm_update_planes_state
+ffffffff81c0e110 t dm_update_crtcs_state
+ffffffff81c0e610 t amdgpu_bo_reserve
+ffffffff81c0e850 t amdgpu_bo_unreserve
+ffffffff81c0e940 t amdgpu_dm_atomic_commit_tail
+ffffffff81c0fcb0 t commit_planes_to_stream
+ffffffff81c10110 t amdgpu_dm_plane_init
+ffffffff81c10220 t dm_drm_plane_reset
+ffffffff81c102d0 t dm_drm_plane_duplicate_state
+ffffffff81c10360 t dm_plane_helper_prepare_fb
+ffffffff81c10530 t dm_plane_helper_cleanup_fb
+ffffffff81c105c0 t dm_plane_atomic_check
+ffffffff81c106e0 t dm_crtc_reset_state
+ffffffff81c107b0 t amdgpu_dm_crtc_destroy
+ffffffff81c107e0 t dm_crtc_duplicate_state
+ffffffff81c108a0 t dm_crtc_destroy_state
+ffffffff81c108e0 t dm_enable_vblank
+ffffffff81c10940 t dm_disable_vblank
+ffffffff81c10970 t dm_crtc_helper_mode_fixup
+ffffffff81c109a0 t dm_crtc_helper_disable
+ffffffff81c109d0 t dm_crtc_helper_atomic_check
+ffffffff81c10a80 t amdgpu_dm_encoder_destroy
+ffffffff81c10ab0 t amdgpu_dm_i2c_xfer
+ffffffff81c10be0 t amdgpu_dm_i2c_func
+ffffffff81c10c10 t amdgpu_dm_connector_detect
+ffffffff81c10c70 t amdgpu_dm_connector_destroy
+ffffffff81c10cf0 t get_modes
+ffffffff81c11020 t best_encoder
+ffffffff81c110a0 t amdgpu_dm_backlight_update_status
+ffffffff81c110f0 t amdgpu_dm_backlight_get_brightness
+ffffffff81c11140 t dm_crtc_high_irq
+ffffffff81c111f0 t dm_pflip_high_irq
+ffffffff81c11370 t handle_hpd_irq
+ffffffff81c11470 t handle_hpd_rx_irq
+ffffffff81c116d0 t fill_stream_properties_from_drm_display_mode
+ffffffff81c12000 T amdgpu_dm_init_color_mod
+ffffffff81c12010 T amdgpu_dm_set_regamma_lut
+ffffffff81c12160 t __drm_lut_to_dc_gamma
+ffffffff81c122d0 T amdgpu_dm_set_ctm
+ffffffff81c12380 T amdgpu_dm_set_degamma_lut
+ffffffff81c13000 T dm_helpers_parse_edid_caps
+ffffffff81c13380 T dm_helpers_dp_update_branch_info
+ffffffff81c133b0 T dm_helpers_dp_mst_write_payload_allocation_table
+ffffffff81c135b0 T dm_helpers_dp_mst_clear_payload_allocation_table
+ffffffff81c135e0 T dm_helpers_dp_mst_poll_for_allocation_change_trigger
+ffffffff81c13650 T dm_helpers_dp_mst_send_payload_allocation
+ffffffff81c136f0 T dm_dtn_log_begin
+ffffffff81c13720 T dm_dtn_log_append_v
+ffffffff81c13750 T dm_dtn_log_end
+ffffffff81c13780 T dm_helpers_dp_mst_start_top_mgr
+ffffffff81c137f0 T dm_helpers_dp_mst_stop_top_mgr
+ffffffff81c13850 T dm_helpers_dp_read_dpcd
+ffffffff81c138d0 T dm_helpers_dp_write_dpcd
+ffffffff81c13950 T dm_helpers_submit_i2c
+ffffffff81c13a70 T dm_helpers_is_dp_sink_present
+ffffffff81c13b00 T dm_helpers_read_local_edid
+ffffffff81c13de0 T dm_set_dcn_clocks
+ffffffff81c14000 T amdgpu_dm_irq_register_interrupt
+ffffffff81c14170 T amdgpu_dm_irq_unregister_interrupt
+ffffffff81c14330 T amdgpu_dm_irq_init
+ffffffff81c14400 t dm_irq_work_func
+ffffffff81c14460 T amdgpu_dm_irq_fini
+ffffffff81c144e0 T amdgpu_dm_irq_suspend
+ffffffff81c145e0 T amdgpu_dm_irq_resume_early
+ffffffff81c14780 T amdgpu_dm_irq_resume_late
+ffffffff81c14920 T amdgpu_dm_set_irq_funcs
+ffffffff81c14990 T amdgpu_dm_hpd_init
+ffffffff81c14a40 T amdgpu_dm_hpd_fini
+ffffffff81c14ae0 t amdgpu_dm_set_crtc_irq_state
+ffffffff81c14b60 t amdgpu_dm_irq_handler
+ffffffff81c14c70 t amdgpu_dm_set_pflip_irq_state
+ffffffff81c14cf0 t amdgpu_dm_set_hpd_irq_state
+ffffffff81c15000 T dm_dp_mst_dc_sink_create
+ffffffff81c150e0 T amdgpu_dm_initialize_dp_connector
+ffffffff81c15180 t dm_dp_aux_transfer
+ffffffff81c152e0 t dm_dp_add_mst_connector
+ffffffff81c154a0 t dm_dp_mst_register_connector
+ffffffff81c154f0 t dm_dp_destroy_mst_connector
+ffffffff81c15580 t dm_dp_mst_hotplug
+ffffffff81c155a0 t dm_dp_mst_detect
+ffffffff81c155c0 t dm_dp_mst_connector_destroy
+ffffffff81c15630 t dm_dp_mst_get_modes
+ffffffff81c15760 t dm_mst_best_encoder
+ffffffff81c15790 t amdgpu_dm_encoder_destroy
+ffffffff81c16000 T dm_pp_apply_display_requirements
+ffffffff81c16200 T dm_pp_get_clock_levels_by_type
+ffffffff81c16500 T dm_pp_get_clock_levels_by_type_with_latency
+ffffffff81c166e0 T dm_pp_get_clock_levels_by_type_with_voltage
+ffffffff81c168a0 T dm_pp_notify_wm_clock_changes
+ffffffff81c168d0 T dm_pp_apply_power_level_change_request
+ffffffff81c16900 T dm_pp_apply_clock_for_voltage_request
+ffffffff81c169d0 T dm_pp_get_static_clocks
+ffffffff81c16aa0 T pp_rv_set_display_requirement
+ffffffff81c16b50 T pp_rv_set_wm_ranges
+ffffffff81c16c90 T pp_rv_set_pme_wa_enable
+ffffffff81c16ce0 T dm_pp_get_funcs_rv
+ffffffff81c17000 T dm_get_elapse_time_in_ns
+ffffffff81c17030 T dm_perf_trace_timestamp
+ffffffff81c17060 T dm_write_persistent_data
+ffffffff81c17090 T dm_read_persistent_data
+ffffffff81c18000 T fixed_point_to_int_frac
+ffffffff81c18200 T convert_float_matrix
+ffffffff81c19000 T dc_fixpt_from_fraction
+ffffffff81c19180 T dc_fixpt_mul
+ffffffff81c19300 T dc_fixpt_sqr
+ffffffff81c19440 T dc_fixpt_recip
+ffffffff81c194a0 T dc_fixpt_sinc
+ffffffff81c19680 T dc_fixpt_sin
+ffffffff81c196b0 T dc_fixpt_cos
+ffffffff81c19790 T dc_fixpt_exp
+ffffffff81c199e0 t fixed31_32_exp_from_taylor_series
+ffffffff81c19d30 T dc_fixpt_log
+ffffffff81c19ef0 T dc_fixpt_u3d19
+ffffffff81c19f30 T dc_fixpt_u2d19
+ffffffff81c19f70 T dc_fixpt_u0d19
+ffffffff81c19fa0 T dc_fixpt_clamp_u0d14
+ffffffff81c19ff0 T dc_fixpt_clamp_u0d10
+ffffffff81c1a040 T dc_fixpt_s4d19
+ffffffff81c1b000 T dc_conn_log_hex_linux
+ffffffff81c1c000 T dal_vector_construct
+ffffffff81c1c0e0 T dal_vector_presized_costruct
+ffffffff81c1c370 T dal_vector_presized_create
+ffffffff81c1c630 T dal_vector_create
+ffffffff81c1c770 T dal_vector_destruct
+ffffffff81c1c7c0 T dal_vector_destroy
+ffffffff81c1c830 T dal_vector_get_count
+ffffffff81c1c860 T dal_vector_at_index
+ffffffff81c1c8a0 T dal_vector_remove_at_index
+ffffffff81c1c920 T dal_vector_set_at_index
+ffffffff81c1c980 T dal_vector_insert_at
+ffffffff81c1ca80 T dal_vector_reserve
+ffffffff81c1cb20 T dal_vector_append
+ffffffff81c1cc20 T dal_vector_clone
+ffffffff81c1ccd0 T dal_vector_capacity
+ffffffff81c1cd00 T dal_vector_clear
+ffffffff81c1d000 T bios_parser_create
+ffffffff81c1ddc0 T update_slot_layout_info
+ffffffff81c1df40 T get_bracket_layout_record
+ffffffff81c1e000 t bios_parser_get_connectors_number
+ffffffff81c1e050 t bios_parser_get_encoder_id
+ffffffff81c1e0c0 t bios_parser_get_connector_id
+ffffffff81c1e150 t bios_parser_get_dst_number
+ffffffff81c1e200 t bios_parser_get_src_obj
+ffffffff81c1e300 t bios_parser_get_dst_obj
+ffffffff81c1e390 t bios_parser_get_i2c_info
+ffffffff81c1e490 t bios_parser_get_voltage_ddc_info
+ffffffff81c1e5f0 t bios_parser_get_thermal_ddc_info
+ffffffff81c1e640 t bios_parser_get_hpd_info
+ffffffff81c1e710 t bios_parser_get_device_tag
+ffffffff81c1e910 t bios_parser_get_firmware_info
+ffffffff81c1ef20 t bios_parser_get_spread_spectrum_info
+ffffffff81c1f200 t bios_parser_get_ss_entry_number
+ffffffff81c1f430 t bios_parser_get_embedded_panel_info
+ffffffff81c1f9a0 t bios_parser_get_gpio_pin_info
+ffffffff81c1fac0 t bios_parser_get_encoder_cap_info
+ffffffff81c1fbb0 t bios_parser_set_scratch_critical_state
+ffffffff81c1fbc0 t bios_parser_is_device_id_supported
+ffffffff81c1fc90 t bios_parser_encoder_control
+ffffffff81c1fcd0 t bios_parser_transmitter_control
+ffffffff81c1fd10 t bios_parser_crt_control
+ffffffff81c1fe80 t bios_parser_enable_crtc
+ffffffff81c1fec0 t bios_parser_adjust_pixel_clock
+ffffffff81c1ff00 t bios_parser_set_pixel_clock
+ffffffff81c1ff40 t bios_parser_set_dce_clock
+ffffffff81c1ff80 t bios_parser_enable_spread_spectrum_on_ppll
+ffffffff81c1ffc0 t bios_parser_program_crtc_timing
+ffffffff81c20000 t bios_parser_crtc_source_select
+ffffffff81c20040 t bios_parser_program_display_engine_pll
+ffffffff81c20080 t bios_parser_enable_disp_power_gating
+ffffffff81c200c0 t bios_parser_post_init
+ffffffff81c20cc0 t bios_parser_destroy
+ffffffff81c20d80 t bios_get_board_layout_info
+ffffffff81c20eb0 t get_bios_object
+ffffffff81c21040 t get_dest_obj_list
+ffffffff81c21120 t get_gpio_i2c_info
+ffffffff81c212b0 t get_ss_info_from_ss_info_table
+ffffffff81c21480 t get_ss_entry_number_from_ss_info_tbl
+ffffffff81c215c0 t add_device_tag_from_ext_display_path
+ffffffff81c22000 T firmware_parser_create
+ffffffff81c22ab0 t bios_parser_get_connectors_number
+ffffffff81c22b80 t bios_parser_get_encoder_id
+ffffffff81c22bd0 t bios_parser_get_connector_id
+ffffffff81c22c20 t bios_parser_get_dst_number
+ffffffff81c22c60 t bios_parser_get_src_obj
+ffffffff81c22dd0 t bios_parser_get_dst_obj
+ffffffff81c22ea0 t bios_parser_get_i2c_info
+ffffffff81c22fa0 t bios_parser_get_voltage_ddc_info
+ffffffff81c23130 t bios_parser_get_thermal_ddc_info
+ffffffff81c23190 t bios_parser_get_hpd_info
+ffffffff81c23260 t bios_parser_get_device_tag
+ffffffff81c233b0 t bios_parser_get_firmware_info
+ffffffff81c23570 t bios_parser_get_spread_spectrum_info
+ffffffff81c237f0 t bios_parser_get_ss_entry_number
+ffffffff81c23820 t bios_parser_get_embedded_panel_info
+ffffffff81c23a10 t bios_parser_get_gpio_pin_info
+ffffffff81c23b30 t bios_parser_get_encoder_cap_info
+ffffffff81c23c30 t bios_parser_is_accelerated_mode
+ffffffff81c23c40 t bios_parser_get_vga_enabled_displays
+ffffffff81c23c50 t bios_parser_set_scratch_critical_state
+ffffffff81c23c60 t bios_parser_is_device_id_supported
+ffffffff81c23cd0 t bios_parser_encoder_control
+ffffffff81c23d10 t bios_parser_transmitter_control
+ffffffff81c23d50 t bios_parser_enable_crtc
+ffffffff81c23d90 t bios_parser_set_pixel_clock
+ffffffff81c23dd0 t bios_parser_set_dce_clock
+ffffffff81c23e10 t bios_parser_get_smu_clock_info
+ffffffff81c23e50 t bios_parser_program_crtc_timing
+ffffffff81c23e90 t bios_parser_crtc_source_select
+ffffffff81c23ed0 t bios_parser_enable_disp_power_gating
+ffffffff81c23f10 t bios_parser_post_init
+ffffffff81c23f40 t firmware_parser_destroy
+ffffffff81c24000 t bios_get_board_layout_info
+ffffffff81c24240 t get_bios_object
+ffffffff81c24380 t get_gpio_i2c_info
+ffffffff81c244a0 t get_firmware_info_v3_2
+ffffffff81c25000 T object_id_from_bios_object_id
+ffffffff81c26000 T bios_get_image
+ffffffff81c26040 T bios_is_accelerated_mode
+ffffffff81c260a0 T bios_set_scratch_acc_mode_change
+ffffffff81c26120 T bios_set_scratch_critical_state
+ffffffff81c261b0 T bios_get_vga_enabled_displays
+ffffffff81c27000 T dal_bios_parser_create
+ffffffff81c27070 T dal_bios_parser_destroy
+ffffffff81c28000 T dal_bios_parser_init_cmd_tbl
+ffffffff81c285a0 t encoder_control_digx_v3
+ffffffff81c28670 t encoder_control_digx_v4
+ffffffff81c28740 t encoder_control_digx_v5
+ffffffff81c28890 t encoder_control_dig1_v1
+ffffffff81c28910 t encoder_control_dig2_v1
+ffffffff81c28990 t encoder_control_dig_v1
+ffffffff81c289f0 t transmitter_control_v2
+ffffffff81c28bc0 t transmitter_control_v3
+ffffffff81c28d90 t transmitter_control_v4
+ffffffff81c28f40 t transmitter_control_v1_5
+ffffffff81c290c0 t transmitter_control_v1_6
+ffffffff81c29230 t set_pixel_clock_v3
+ffffffff81c293a0 t set_pixel_clock_v5
+ffffffff81c29500 t set_pixel_clock_v6
+ffffffff81c29660 t set_pixel_clock_v7
+ffffffff81c29820 t enable_spread_spectrum_on_ppll_v1
+ffffffff81c29930 t enable_spread_spectrum_on_ppll_v2
+ffffffff81c29a50 t enable_spread_spectrum_on_ppll_v3
+ffffffff81c29b50 t adjust_display_pll_v2
+ffffffff81c29bd0 t adjust_display_pll_v3
+ffffffff81c29d30 t dac1_encoder_control_v1
+ffffffff81c29da0 t dac2_encoder_control_v1
+ffffffff81c29e10 t dac1_output_control_v1
+ffffffff81c29e70 t dac2_output_control_v1
+ffffffff81c29ed0 t set_crtc_using_dtd_timing_v3
+ffffffff81c2a030 t set_crtc_timing_v1
+ffffffff81c2a1c0 t select_crtc_source_v2
+ffffffff81c2a2c0 t select_crtc_source_v3
+ffffffff81c2a3d0 t enable_crtc_v1
+ffffffff81c2a470 t enable_crtc_mem_req_v1
+ffffffff81c2a510 t program_clock_v5
+ffffffff81c2a610 t program_clock_v6
+ffffffff81c2a710 t external_encoder_control_v3
+ffffffff81c2a8b0 t enable_disp_power_gating_v2_1
+ffffffff81c2a970 t set_dce_clock_v2_1
+ffffffff81c2b000 T dal_firmware_parser_init_cmd_tbl
+ffffffff81c2b2a0 t encoder_control_digx_v1_5
+ffffffff81c2b3f0 t transmitter_control_v1_6
+ffffffff81c2b500 t set_pixel_clock_v7
+ffffffff81c2b690 t set_crtc_using_dtd_timing_v3
+ffffffff81c2b7f0 t select_crtc_source_v3
+ffffffff81c2b900 t enable_crtc_v1
+ffffffff81c2b9a0 t external_encoder_control_v3
+ffffffff81c2b9d0 t enable_disp_power_gating_v2_1
+ffffffff81c2ba90 t set_dce_clock_v2_1
+ffffffff81c2bbb0 t get_smu_clock_info_v3_1
+ffffffff81c2c000 T dal_bios_parser_init_cmd_tbl_helper
+ffffffff81c2c090 T dal_cmd_table_helper_controller_id_to_atom
+ffffffff81c2c1a0 T dal_cmd_table_helper_transmitter_bp_to_atom
+ffffffff81c2c210 T dal_cmd_table_helper_encoder_mode_bp_to_atom
+ffffffff81c2c2a0 T dal_cmd_table_helper_assign_control_parameter
+ffffffff81c2c360 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src
+ffffffff81c2c440 T dal_cmd_table_helper_encoder_id_to_atom
+ffffffff81c2d000 T dal_bios_parser_init_cmd_tbl_helper2
+ffffffff81c2d0a0 T dal_cmd_table_helper_controller_id_to_atom2
+ffffffff81c2d190 T dal_cmd_table_helper_transmitter_bp_to_atom2
+ffffffff81c2d200 T dal_cmd_table_helper_encoder_mode_bp_to_atom2
+ffffffff81c2d290 T dal_cmd_table_helper_clock_source_id_to_ref_clk_src2
+ffffffff81c2d370 T dal_cmd_table_helper_encoder_id_to_atom2
+ffffffff81c2e000 T dal_cmd_tbl_helper_dce110_get_table
 ffffffff81c2e030 t encoder_action_to_atom
 ffffffff81c2e0a0 t engine_bp_to_atom
 ffffffff81c2e140 t clock_source_id_to_atom
-ffffffff81c2e220 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81c2e260 t signal_type_to_atom_dig_mode
-ffffffff81c2e2c0 t hpd_sel_to_atom
-ffffffff81c2e300 t dig_encoder_sel_to_atom
-ffffffff81c2e330 t phy_id_to_atom
-ffffffff81c2e370 t disp_power_gating_action_to_atom
-ffffffff81c2e3e0 t dc_clock_type_to_atom
-ffffffff81c2e460 t transmitter_color_depth_to_atom
-ffffffff81c2f000 T dal_cmd_tbl_helper_dce80_get_table
+ffffffff81c2e1e0 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81c2e220 t signal_type_to_atom_dig_mode
+ffffffff81c2e280 t hpd_sel_to_atom
+ffffffff81c2e2c0 t dig_encoder_sel_to_atom
+ffffffff81c2e2f0 t phy_id_to_atom
+ffffffff81c2e330 t disp_power_gating_action_to_atom
+ffffffff81c2f000 T dal_cmd_tbl_helper_dce112_get_table2
 ffffffff81c2f030 t encoder_action_to_atom
 ffffffff81c2f0a0 t engine_bp_to_atom
 ffffffff81c2f140 t clock_source_id_to_atom
-ffffffff81c2f230 t clock_source_id_to_atom_phy_clk_src_id
-ffffffff81c2f270 t signal_type_to_atom_dig_mode
-ffffffff81c2f2d0 t hpd_sel_to_atom
-ffffffff81c2f310 t dig_encoder_sel_to_atom
-ffffffff81c2f360 t phy_id_to_atom
-ffffffff81c2f3a0 t disp_power_gating_action_to_atom
-ffffffff81c30000 T bw_int_to_fixed_nonconst
-ffffffff81c30080 T bw_frc_to_fixed
-ffffffff81c30200 T bw_floor2
-ffffffff81c30290 T bw_ceil2
-ffffffff81c30300 T bw_mul
-ffffffff81c31000 T convert_to_custom_float_format
-ffffffff81c32000 T bw_calcs_init
-ffffffff81c33e80 T bw_calcs
-ffffffff81c355f0 t calculate_bandwidth
-ffffffff81c3d000 T scaler_settings_calculation
-ffffffff81c3d420 T mode_support_and_system_configuration
-ffffffff81c43220 T display_pipe_configuration
-ffffffff81c43af0 T dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation
-ffffffff81c49000 T dcn_bw_mod
-ffffffff81c49060 T dcn_bw_min2
-ffffffff81c490a0 T dcn_bw_max
-ffffffff81c490d0 T dcn_bw_max2
-ffffffff81c49110 T dcn_bw_floor2
-ffffffff81c49160 T dcn_bw_ceil2
-ffffffff81c491f0 T dcn_bw_max3
-ffffffff81c49270 T dcn_bw_max5
-ffffffff81c49380 T dcn_bw_pow
-ffffffff81c49410 T dcn_bw_log
-ffffffff81c4a000 T dcn_validate_bandwidth
-ffffffff81c4b9b0 T dcn_bw_sync_calcs_and_dml
-ffffffff81c4bc20 t dcn_bw_calc_rq_dlg_ttu
-ffffffff81c4c620 T dcn_find_dcfclk_suits_all
-ffffffff81c4ca90 T dcn_bw_update_from_pplib
-ffffffff81c4ce50 T dcn_bw_notify_pplib_of_wm_ranges
-ffffffff81c4e000 T dc_stream_adjust_vmin_vmax
-ffffffff81c4e0e0 T dc_stream_get_crtc_position
-ffffffff81c4e310 T dc_stream_configure_crc
-ffffffff81c4e460 T dc_stream_get_crc
-ffffffff81c4e540 T dc_stream_set_dither_option
-ffffffff81c4e6e0 T dc_stream_set_static_screen_events
-ffffffff81c4e880 T dc_link_set_drive_settings
-ffffffff81c4e910 T dc_link_perform_link_training
-ffffffff81c4e9a0 T dc_link_set_preferred_link_settings
-ffffffff81c4ea30 T dc_link_enable_hpd
-ffffffff81c4ea40 T dc_link_disable_hpd
-ffffffff81c4ea50 T dc_link_set_test_pattern
-ffffffff81c4ea90 T dc_create
-ffffffff81c4f0e0 T dc_destroy
-ffffffff81c4f130 t destruct
-ffffffff81c4f2f0 T dc_enable_stereo
-ffffffff81c4f400 T dc_commit_state
-ffffffff81c500e0 T dc_post_update_surfaces_to_stream
-ffffffff81c501b0 T dc_create_state
-ffffffff81c50200 T dc_retain_state
-ffffffff81c50230 T dc_release_state
-ffffffff81c502a0 T dc_check_update_surfaces_for_stream
-ffffffff81c50a30 T dc_commit_updates_for_stream
-ffffffff81c511d0 T dc_get_current_stream_count
-ffffffff81c51200 T dc_get_stream_at_index
-ffffffff81c51240 T dc_interrupt_to_irq_source
-ffffffff81c51260 T dc_interrupt_set
-ffffffff81c512b0 T dc_interrupt_ack
-ffffffff81c512d0 T dc_set_power_state
-ffffffff81c51380 T dc_resume
-ffffffff81c513f0 T dc_submit_i2c
-ffffffff81c51420 T dc_link_add_remote_sink
-ffffffff81c515b0 T dc_link_remove_remote_sink
-ffffffff81c52000 T pre_surface_trace
-ffffffff81c52030 T update_surface_trace
-ffffffff81c52060 T post_surface_trace
-ffffffff81c52090 T context_timing_trace
-ffffffff81c52160 T context_clock_trace
-ffffffff81c53000 T get_color_space_type
-ffffffff81c53070 T find_color_matrix
-ffffffff81c530f0 T color_space_to_black_color
-ffffffff81c53180 T hwss_wait_for_blank_complete
-ffffffff81c54000 T get_hpd_gpio
-ffffffff81c540d0 T dc_link_detect_sink
-ffffffff81c54200 T dc_link_is_dp_sink_present
-ffffffff81c54440 T dc_link_detect
-ffffffff81c54df0 T link_create
-ffffffff81c557a0 T link_destroy
-ffffffff81c55860 T dc_link_validate_mode_timing
-ffffffff81c559d0 T dc_link_get_backlight_level
-ffffffff81c55a30 T dc_link_set_backlight_level
-ffffffff81c55c00 T dc_link_set_abm_disable
-ffffffff81c55c70 T dc_link_set_psr_enable
-ffffffff81c55ce0 T dc_link_get_status
-ffffffff81c55d10 T core_link_resume
-ffffffff81c55d50 t program_hpd_filter
-ffffffff81c55ee0 T core_link_enable_stream
-ffffffff81c57520 T core_link_disable_stream
-ffffffff81c576e0 T core_link_set_avmute
-ffffffff81c57730 T dc_link_enable_hpd_filter
-ffffffff81c57880 t enable_link_dp
-ffffffff81c57af0 t update_mst_stream_alloc_table
-ffffffff81c58000 T dal_ddc_i2c_payloads_add
-ffffffff81c580c0 T dal_ddc_aux_payloads_add
-ffffffff81c58170 T dal_ddc_service_create
-ffffffff81c58290 T dal_ddc_service_destroy
-ffffffff81c58320 T dal_ddc_service_get_type
-ffffffff81c58350 T dal_ddc_service_set_transaction_type
-ffffffff81c58380 T dal_ddc_service_is_in_aux_transaction_mode
-ffffffff81c583b0 T ddc_service_set_dongle_type
-ffffffff81c583e0 T get_defer_delay
-ffffffff81c58470 T dal_ddc_service_i2c_query_dp_dual_mode_adaptor
-ffffffff81c587f0 T dal_ddc_service_query_ddc_data
-ffffffff81c58c50 T dc_link_aux_transfer
-ffffffff81c58db0 T dal_ddc_service_set_ddc_pin
-ffffffff81c58de0 T dal_ddc_service_get_ddc_pin
-ffffffff81c58e10 T dal_ddc_service_write_scdc_data
-ffffffff81c58ee0 T dal_ddc_service_read_scdc_data
-ffffffff81c59000 T dc_link_dp_set_drive_settings
-ffffffff81c59100 T dc_link_dp_perform_link_training
-ffffffff81c5a130 T perform_link_training_with_retries
-ffffffff81c5a1f0 T dp_verify_link_cap
-ffffffff81c5a570 T dp_validate_mode_timing
-ffffffff81c5a6a0 T decide_link_settings
-ffffffff81c5a8d0 T dc_link_handle_hpd_rx_irq
-ffffffff81c5b090 T is_mst_supported
-ffffffff81c5b120 T is_dp_active_dongle
-ffffffff81c5b160 T detect_dp_sink_caps
-ffffffff81c5b170 t retrieve_link_cap
-ffffffff81c5b620 T detect_edp_sink_caps
-ffffffff81c5b680 T dc_link_dp_enable_hpd
-ffffffff81c5b6c0 T dc_link_dp_disable_hpd
-ffffffff81c5b710 T dc_link_dp_set_test_pattern
-ffffffff81c5bb10 t set_crtc_test_pattern
-ffffffff81c5bc90 T dp_enable_mst_on_sink
-ffffffff81c5bd10 t get_lane_status_and_drive_settings
-ffffffff81c5d000 T core_link_read_dpcd
-ffffffff81c5d050 T core_link_write_dpcd
-ffffffff81c5d0a0 T dp_receiver_power_ctrl
-ffffffff81c5d100 T dp_enable_link_phy
-ffffffff81c5d240 T edp_receiver_ready_T9
-ffffffff81c5d310 T edp_receiver_ready_T7
-ffffffff81c5d3e0 T dp_disable_link_phy
-ffffffff81c5d490 T dp_disable_link_phy_mst
-ffffffff81c5d560 T dp_set_hw_training_pattern
-ffffffff81c5d650 T dp_set_hw_test_pattern
-ffffffff81c5d730 T dp_set_hw_lane_settings
-ffffffff81c5d750 T dp_get_panel_mode
-ffffffff81c5d7e0 T dp_retrain_link_dp_test
-ffffffff81c5e000 T resource_parse_asic_id
-ffffffff81c5e100 T dc_create_resource_pool
-ffffffff81c5e2d0 T dc_destroy_resource_pool
-ffffffff81c5e340 T resource_construct
-ffffffff81c5e660 T resource_unreference_clock_source
-ffffffff81c5e6e0 T resource_reference_clock_source
-ffffffff81c5e760 T resource_get_clock_source_reference
-ffffffff81c5e7e0 T resource_are_streams_timing_synchronizable
-ffffffff81c5e880 T resource_find_used_clk_src_for_sharing
-ffffffff81c5ea20 T resource_build_scaling_params
-ffffffff81c606a0 T resource_build_scaling_params_for_context
-ffffffff81c607f0 T find_idle_secondary_pipe
-ffffffff81c60850 T resource_get_head_pipe_for_stream
-ffffffff81c60920 T dc_add_plane_to_context
-ffffffff81c60ed0 T dc_remove_plane_from_context
-ffffffff81c61140 T dc_rem_all_planes_for_stream
-ffffffff81c612f0 T dc_add_all_planes_for_stream
-ffffffff81c61440 T dc_is_stream_unchanged
-ffffffff81c614e0 T dc_is_stream_scaling_unchanged
-ffffffff81c61570 T update_audio_usage
-ffffffff81c615e0 T resource_is_stream_unchanged
-ffffffff81c616e0 T dc_add_stream_to_ctx
-ffffffff81c617b0 T dc_remove_stream_from_ctx
-ffffffff81c61b30 T resource_map_pool_resources
-ffffffff81c62150 T dc_resource_state_copy_construct_current
-ffffffff81c62160 T dc_resource_state_copy_construct
-ffffffff81c62440 T dc_resource_state_construct
-ffffffff81c62480 T dc_validate_global_state
-ffffffff81c627e0 T dc_resource_state_destruct
-ffffffff81c628a0 T dc_resource_find_first_free_pll
-ffffffff81c62920 T resource_build_info_frame
-ffffffff81c62fb0 t set_spd_info_packet
-ffffffff81c63150 T resource_map_clock_resources
-ffffffff81c63390 T pipe_need_reprogram
-ffffffff81c63490 T resource_build_bit_depth_reduction_params
-ffffffff81c63730 T dc_validate_stream
-ffffffff81c638b0 T dc_validate_plane
-ffffffff81c64000 T dc_sink_retain
-ffffffff81c64030 T dc_sink_release
-ffffffff81c640c0 T dc_sink_create
-ffffffff81c65000 T update_stream_signal
-ffffffff81c65080 T dc_stream_retain
-ffffffff81c650b0 T dc_stream_release
-ffffffff81c65150 T dc_create_stream_for_sink
-ffffffff81c65380 T dc_stream_get_status
-ffffffff81c65400 T dc_stream_set_cursor_attributes
-ffffffff81c65580 T dc_stream_set_cursor_position
-ffffffff81c656f0 T dc_stream_get_vblank_counter
-ffffffff81c657b0 T dc_stream_get_scanoutpos
-ffffffff81c65870 T dc_stream_log
-ffffffff81c66000 T enable_surface_flip_reporting
-ffffffff81c66030 T dc_create_plane_state
-ffffffff81c66110 T dc_plane_get_status
-ffffffff81c66250 T dc_plane_state_retain
-ffffffff81c66280 T dc_plane_state_release
-ffffffff81c66330 t kref_put
-ffffffff81c66370 T dc_gamma_retain
-ffffffff81c663a0 T dc_gamma_release
-ffffffff81c66400 t dc_gamma_free
-ffffffff81c66420 T dc_create_gamma
-ffffffff81c66470 T dc_transfer_func_retain
-ffffffff81c664a0 T dc_transfer_func_release
-ffffffff81c664e0 t dc_transfer_func_free
-ffffffff81c66500 T dc_create_transfer_func
-ffffffff81c67000 T generic_reg_update_ex
-ffffffff81c671d0 T generic_reg_get
-ffffffff81c67230 T generic_reg_get2
-ffffffff81c672b0 T generic_reg_get3
-ffffffff81c67350 T generic_reg_get4
-ffffffff81c67400 T generic_reg_get5
-ffffffff81c674d0 T generic_reg_get6
-ffffffff81c675b0 T generic_reg_get7
-ffffffff81c676b0 T generic_reg_get8
-ffffffff81c677c0 T generic_reg_wait
-ffffffff81c67980 T generic_write_indirect_reg
-ffffffff81c679e0 T generic_read_indirect_reg
-ffffffff81c67a30 T generic_indirect_reg_update_ex
-ffffffff81c68000 T dce_abm_create
-ffffffff81c680c0 T dce_abm_destroy
-ffffffff81c68120 t dce_abm_init
-ffffffff81c68590 t dce_abm_set_level
-ffffffff81c686d0 t dce_abm_immediate_disable
-ffffffff81c68880 t dce_abm_init_backlight
-ffffffff81c68b30 t dce_abm_set_backlight_level
-ffffffff81c69010 t dce_abm_get_current_backlight_8_bit
-ffffffff81c6a000 T dce_aud_az_enable
-ffffffff81c6a160 T dce_aud_az_disable
-ffffffff81c6a350 T dce_aud_az_configure
-ffffffff81c6af80 t check_audio_bandwidth
-ffffffff81c6b120 T dce_aud_wall_dto_setup
-ffffffff81c6b410 T dce_aud_hw_init
-ffffffff81c6b630 T dce_aud_destroy
-ffffffff81c6b680 T dce_audio_create
-ffffffff81c6b740 t dce_aud_endpoint_valid
-ffffffff81c6c000 T get_engine_type
-ffffffff81c6c030 T dce110_engine_destroy
-ffffffff81c6c080 T dce110_aux_engine_construct
-ffffffff81c6c0d0 t acquire_engine
-ffffffff81c6c290 t submit_channel_request
-ffffffff81c6c810 t process_channel_reply
-ffffffff81c6c8f0 t read_channel_reply
-ffffffff81c6cad0 t get_channel_status
-ffffffff81c6cbf0 t is_engine_available
-ffffffff81c6cc40 t acquire
-ffffffff81c6cce0 t submit_request
-ffffffff81c6cdc0 t release_engine
-ffffffff81c6ce60 t read_command
-ffffffff81c6d220 t write_command
-ffffffff81c6e000 T dce110_clk_src_construct
-ffffffff81c6e2a0 t calc_pll_max_vco_construct
-ffffffff81c6e4f0 t dce110_clock_source_power_down
-ffffffff81c6e590 t dce110_program_pix_clk
-ffffffff81c6ef00 t dce110_get_pix_clk_dividers
-ffffffff81c6f270 t dce110_get_pix_rate_in_hz
-ffffffff81c6f440 t calculate_pixel_clock_pll_dividers
-ffffffff81c6f730 t get_ss_info_from_atombios
-ffffffff81c70000 T dce_dccg_create
-ffffffff81c700f0 t dce_dccg_construct
-ffffffff81c703a0 T dce110_dccg_create
-ffffffff81c70490 T dce112_dccg_create
-ffffffff81c70580 T dce120_dccg_create
-ffffffff81c70660 T dcn1_dccg_create
-ffffffff81c708b0 T dce_dccg_destroy
-ffffffff81c70900 t dce_update_clocks
-ffffffff81c709f0 t dce_set_clock
-ffffffff81c70ae0 t dce_get_dp_ref_freq_khz
-ffffffff81c70bf0 t dccg_adjust_dp_ref_freq_for_ss
-ffffffff81c70ce0 t dce_psr_set_clock
-ffffffff81c70e10 t dce112_set_clock
-ffffffff81c70f90 t dce12_update_clocks
-ffffffff81c71070 t dce12_get_dp_ref_freq_khz
-ffffffff81c71090 t dcn1_update_clocks
-ffffffff81c72000 T dce_dmcu_load_iram
-ffffffff81c721b0 T dce_dmcu_create
-ffffffff81c72260 T dcn10_dmcu_create
-ffffffff81c72310 T dce_dmcu_destroy
-ffffffff81c72360 t dce_dmcu_init
-ffffffff81c72390 t dce_dmcu_set_psr_enable
-ffffffff81c72520 t dce_dmcu_setup_psr
-ffffffff81c72980 t dce_get_dmcu_psr_state
-ffffffff81c72ae0 t dce_psr_wait_loop
-ffffffff81c72c60 t dce_get_psr_wait_loop
-ffffffff81c72c90 t dce_is_dmcu_initialized
-ffffffff81c72cf0 t dcn10_dmcu_init
-ffffffff81c731f0 t dcn10_dmcu_load_iram
-ffffffff81c734d0 t dcn10_dmcu_set_psr_enable
-ffffffff81c736d0 t dcn10_dmcu_setup_psr
-ffffffff81c73b80 t dcn10_get_dmcu_psr_state
-ffffffff81c73cf0 t dcn10_psr_wait_loop
-ffffffff81c73e50 t dcn10_get_psr_wait_loop
-ffffffff81c73e80 t dcn10_is_dmcu_initialized
-ffffffff81c73eb0 t dcn10_get_dmcu_state
-ffffffff81c75000 T dce_enable_fe_clock
-ffffffff81c750a0 T dce_pipe_control_lock
-ffffffff81c752b0 T dce_set_blender_mode
-ffffffff81c75440 T dce_clock_gating_power_up
-ffffffff81c75530 T dce_crtc_switch_to_clk_src
-ffffffff81c757c0 T dce_use_lut
-ffffffff81c76000 T dce_ipp_construct
-ffffffff81c76050 T dce_ipp_destroy
-ffffffff81c760a0 t dce_ipp_cursor_set_position
-ffffffff81c76270 t dce_ipp_cursor_set_attributes
-ffffffff81c765b0 t dce_ipp_program_prescale
-ffffffff81c767e0 t dce_ipp_program_input_lut
-ffffffff81c76ce0 t dce_ipp_set_degamma
-ffffffff81c77000 T dce110_link_encoder_set_dp_phy_pattern_training_pattern
-ffffffff81c77140 T dce110_psr_program_dp_dphy_fast_training
-ffffffff81c77240 T dce110_psr_program_secondary_packet
-ffffffff81c772d0 T dce110_is_dig_enabled
-ffffffff81c77320 T dce110_link_encoder_validate_dvi_output
-ffffffff81c773c0 T dce110_link_encoder_validate_dp_output
-ffffffff81c77400 T dce110_link_encoder_construct
-ffffffff81c775e0 T dce110_link_encoder_validate_output_with_stream
-ffffffff81c77770 T dce110_link_encoder_hw_init
-ffffffff81c77990 T dce110_link_encoder_destroy
-ffffffff81c779e0 T dce110_link_encoder_setup
-ffffffff81c77b70 T dce110_link_encoder_enable_tmds_output
-ffffffff81c77c50 T dce110_link_encoder_enable_dp_output
-ffffffff81c77e00 T dce110_link_encoder_enable_dp_mst_output
-ffffffff81c77fa0 T dce110_link_encoder_disable_output
-ffffffff81c781d0 T dce110_link_encoder_dp_set_lane_settings
-ffffffff81c78360 T dce110_link_encoder_dp_set_phy_pattern
-ffffffff81c78df0 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
-ffffffff81c79130 T dce110_link_encoder_update_mst_stream_allocation_table
-ffffffff81c79470 T dce110_link_encoder_connect_dig_be_to_fe
-ffffffff81c79580 T dce110_link_encoder_enable_hpd
-ffffffff81c795a0 T dce110_link_encoder_disable_hpd
-ffffffff81c7a000 T dce_mem_input_construct
-ffffffff81c7a050 T dce112_mem_input_construct
-ffffffff81c7a0a0 T dce120_mem_input_construct
-ffffffff81c7a0f0 t dce_mi_program_display_marks
-ffffffff81c7a370 t dce_mi_allocate_dmif
-ffffffff81c7a5d0 t dce_mi_free_dmif
-ffffffff81c7a750 t dce_mi_program_surface_flip_and_addr
-ffffffff81c7ab20 t dce_mi_program_pte_vm
-ffffffff81c7ad60 t dce_mi_program_surface_config
-ffffffff81c7b590 t dce_mi_is_flip_pending
-ffffffff81c7b640 t program_nbp_watermark
-ffffffff81c7b940 t program_stutter_watermark
-ffffffff81c7ba80 t dce112_mi_program_display_marks
-ffffffff81c7bed0 t dce120_mi_program_display_marks
-ffffffff81c7c460 t dce120_program_stutter_watermark
-ffffffff81c7d000 T dce110_opp_set_clamping
-ffffffff81c7d2d0 T dce110_opp_program_bit_depth_reduction
-ffffffff81c7de30 T dce110_opp_program_clamping_and_pixel_encoding
-ffffffff81c7e060 T dce110_opp_set_dyn_expansion
-ffffffff81c7e200 T dce110_opp_program_fmt
-ffffffff81c7e3f0 T dce110_opp_construct
-ffffffff81c7e440 T dce110_opp_destroy
-ffffffff81c7f000 T get_filter_3tap_16p
-ffffffff81c7f090 T get_filter_3tap_64p
-ffffffff81c7f120 T get_filter_4tap_16p
-ffffffff81c7f1b0 T get_filter_4tap_64p
-ffffffff81c7f240 T get_filter_5tap_64p
-ffffffff81c7f2d0 T get_filter_6tap_64p
-ffffffff81c7f360 T get_filter_7tap_64p
-ffffffff81c7f3f0 T get_filter_8tap_64p
-ffffffff81c7f480 T get_filter_2tap_16p
-ffffffff81c7f4b0 T get_filter_2tap_64p
-ffffffff81c80000 T dce110_se_audio_mute_control
-ffffffff81c800a0 T dce110_se_dp_audio_setup
-ffffffff81c800b0 t dce110_se_audio_setup
-ffffffff81c80230 T dce110_se_dp_audio_enable
-ffffffff81c805c0 T dce110_se_dp_audio_disable
-ffffffff81c80790 T dce110_se_hdmi_audio_setup
-ffffffff81c80eb0 T dce110_se_hdmi_audio_disable
-ffffffff81c80f50 T dce110_stream_encoder_construct
-ffffffff81c80fa0 t dce110_stream_encoder_dp_set_stream_attribute
-ffffffff81c81850 t dce110_stream_encoder_hdmi_set_stream_attribute
-ffffffff81c81f40 t dce110_stream_encoder_dvi_set_stream_attribute
-ffffffff81c82040 t dce110_stream_encoder_set_mst_bandwidth
-ffffffff81c82220 t dce110_stream_encoder_update_hdmi_info_packets
-ffffffff81c82bf0 t dce110_stream_encoder_stop_hdmi_info_packets
-ffffffff81c82ea0 t dce110_stream_encoder_update_dp_info_packets
-ffffffff81c830b0 t dce110_stream_encoder_stop_dp_info_packets
-ffffffff81c83240 t dce110_stream_encoder_dp_blank
-ffffffff81c833f0 t dce110_stream_encoder_dp_unblank
-ffffffff81c836b0 t setup_stereo_sync
-ffffffff81c837a0 t dce110_stream_encoder_set_avmute
-ffffffff81c83840 t dce110_stream_encoder_set_stream_attribute_helper
-ffffffff81c839d0 t dce110_update_generic_info_packet
-ffffffff81c84000 T dce_transform_get_optimal_number_of_taps
-ffffffff81c84290 T dce110_opp_set_csc_adjustment
-ffffffff81c84350 t program_color_matrix
-ffffffff81c84590 T dce110_opp_set_csc_default
-ffffffff81c847a0 T dce110_opp_program_regamma_pwl
-ffffffff81c85140 T dce110_opp_power_on_regamma_lut
-ffffffff81c85240 T dce110_opp_set_regamma_mode
-ffffffff81c852b0 T dce_transform_construct
-ffffffff81c85320 t dce_transform_reset
-ffffffff81c85360 t dce_transform_set_scaler
-ffffffff81c85f20 t dce_transform_set_pixel_storage_depth
-ffffffff81c86440 t dce_transform_set_gamut_remap
-ffffffff81c867a0 t program_multi_taps_filter
-ffffffff81c87000 T dce100_enable_display_power_gating
-ffffffff81c870b0 T dce100_set_bandwidth
-ffffffff81c872a0 t dce100_pplib_apply_display_requirements
-ffffffff81c87320 T dce100_hw_sequencer_construct
-ffffffff81c88000 T dce100_link_encoder_create
-ffffffff81c880b0 T dce100_opp_create
-ffffffff81c88140 T dce100_aux_engine_create
-ffffffff81c881c0 T dce100_clock_source_create
-ffffffff81c882a0 T dce100_clock_source_destroy
-ffffffff81c882f0 T dce100_validate_bandwidth
-ffffffff81c88440 T dce100_validate_global
-ffffffff81c884c0 T dce100_add_stream_to_ctx
-ffffffff81c88550 T dce100_validate_plane
-ffffffff81c88590 T dce100_create_resource_pool
-ffffffff81c89130 t destruct
-ffffffff81c89390 t dce100_destroy_resource_pool
-ffffffff81c893f0 t read_dce_straps
-ffffffff81c89450 t create_audio
-ffffffff81c89480 t dce100_stream_encoder_create
-ffffffff81c89520 t dce100_hwseq_create
-ffffffff81c8a000 T dce110_compressor_power_up_fbc
-ffffffff81c8a150 T dce110_compressor_enable_fbc
-ffffffff81c8a330 T dce110_compressor_is_fbc_enabled_in_hw
-ffffffff81c8a3e0 T dce110_compressor_disable_fbc
-ffffffff81c8a630 T dce110_compressor_program_compressed_surface_address_and_pitch
-ffffffff81c8a750 T dce110_compressor_set_fbc_invalidation_triggers
-ffffffff81c8a7e0 T dce110_compressor_create
-ffffffff81c8a880 T dce110_compressor_construct
-ffffffff81c8a900 T dce110_compressor_destroy
-ffffffff81c8a950 T dce110_get_required_compressed_surfacesize
-ffffffff81c8a9b0 T get_max_support_fbc_buffersize
-ffffffff81c8a9e0 T controller_id_to_index
-ffffffff81c8b000 T dce110_update_info_frame
-ffffffff81c8b0c0 T dce110_enable_stream
-ffffffff81c8b230 T hwss_edp_wait_for_hpd_ready
-ffffffff81c8b450 T hwss_edp_power_control
-ffffffff81c8b6f0 T hwss_edp_backlight_control
-ffffffff81c8b860 T dce110_enable_audio_stream
-ffffffff81c8b900 T dce110_disable_audio_stream
-ffffffff81c8ba40 T dce110_disable_stream
-ffffffff81c8bb00 T dce110_unblank_stream
-ffffffff81c8bbd0 T dce110_blank_stream
-ffffffff81c8bc80 T dce110_set_avmute
-ffffffff81c8bcd0 T dce110_enable_accelerated_mode
-ffffffff81c8bf80 t power_down_all_hw_blocks
-ffffffff81c8c1a0 T dce110_set_safe_displaymarks
-ffffffff81c8c2f0 T dce110_apply_ctx_to_hw
-ffffffff81c8cc20 t enable_fbc
-ffffffff81c8ce10 T dce110_power_down
-ffffffff81c8cf00 T dce110_fill_display_configs
-ffffffff81c8d140 T dce110_get_min_vblank_time_us
-ffffffff81c8d1b0 T dce110_set_cursor_position
-ffffffff81c8d2d0 T dce110_set_cursor_attribute
-ffffffff81c8d390 T dce110_hw_sequencer_construct
-ffffffff81c8d3b0 t enable_display_pipe_clock_gating
-ffffffff81c8d3e0 t build_audio_output
-ffffffff81c8d530 t init_hw
-ffffffff81c8d780 t dce110_reset_hw_ctx_wrap
-ffffffff81c8d970 t dce110_apply_ctx_for_surface
-ffffffff81c8e2e0 t program_gamut_remap
-ffffffff81c8e430 t program_csc_matrix
-ffffffff81c8e530 t update_plane_addr
-ffffffff81c8e5d0 t dce110_update_pending_status
-ffffffff81c8e700 t dce110_set_input_transfer_func
-ffffffff81c8e8a0 t dce110_set_output_transfer_func
-ffffffff81c8f250 t dce110_enable_timing_synchronization
-ffffffff81c8f460 t dce110_enable_per_frame_crtc_position_reset
-ffffffff81c8f680 t dce110_enable_display_power_gating
-ffffffff81c8f7f0 t dce110_power_down_fe
-ffffffff81c8f8b0 t dce110_set_bandwidth
-ffffffff81c8fd00 t set_drr
-ffffffff81c8fd90 t get_position
-ffffffff81c8fe10 t set_static_screen_control
-ffffffff81c8fec0 t dce110_enable_stream_timing
-ffffffff81c90070 t dce110_wait_for_mpcc_disconnect
-ffffffff81c900a0 t ready_shared_resources
-ffffffff81c900d0 t optimize_shared_resources
-ffffffff81c90100 t pplib_apply_display_requirements
-ffffffff81c91000 T dce_mem_input_v_is_surface_pending
-ffffffff81c91090 T dce_mem_input_v_program_surface_flip_and_addr
-ffffffff81c91210 T dce_mem_input_v_program_pte_vm
-ffffffff81c914e0 T dce_mem_input_v_program_surface_config
-ffffffff81c91920 T dce_mem_input_v_program_display_marks
-ffffffff81c91b50 T dce_mem_input_program_chroma_display_marks
-ffffffff81c91d80 T dce110_allocate_mem_input_v
-ffffffff81c91ea0 T dce110_free_mem_input_v
-ffffffff81c91ed0 T dce110_mem_input_v_construct
-ffffffff81c91f00 t program_nbp_watermark
-ffffffff81c93000 T dce110_opp_v_set_csc_default
-ffffffff81c93450 t program_color_matrix_v
-ffffffff81c93600 T dce110_opp_v_set_csc_adjustment
-ffffffff81c94000 T dce110_opp_program_regamma_pwl_v
-ffffffff81c944e0 t power_on_lut
-ffffffff81c94610 T dce110_opp_power_on_regamma_lut_v
-ffffffff81c94670 T dce110_opp_set_regamma_mode_v
-ffffffff81c95000 T dce110_opp_v_construct
-ffffffff81c96000 T dce110_aux_engine_create
-ffffffff81c96080 T dce110_clock_source_create
-ffffffff81c96160 T dce110_clock_source_destroy
-ffffffff81c961f0 T dce110_resource_build_pipe_hw_param
-ffffffff81c96330 T dce110_validate_plane
-ffffffff81c96390 T dce110_validate_global
-ffffffff81c96450 T dce110_resource_cap
-ffffffff81c96490 T dce110_create_resource_pool
-ffffffff81c972b0 t destruct
-ffffffff81c97580 t dce110_destroy_resource_pool
-ffffffff81c975e0 t dce110_link_encoder_create
-ffffffff81c97690 t dce110_validate_bandwidth
-ffffffff81c97730 t dce110_acquire_underlay
-ffffffff81c978e0 t dce110_add_stream_to_ctx
-ffffffff81c979a0 t read_dce_straps
-ffffffff81c97a00 t create_audio
-ffffffff81c97a30 t dce110_stream_encoder_create
-ffffffff81c97ad0 t dce110_hwseq_create
-ffffffff81c98000 T dce110_timing_generator_set_early_control
-ffffffff81c98070 T dce110_timing_generator_enable_crtc
-ffffffff81c98100 T dce110_timing_generator_program_blank_color
-ffffffff81c98190 T dce110_timing_generator_disable_crtc
-ffffffff81c981e0 T dce110_timing_generator_program_timing_generator
-ffffffff81c98400 T dce110_timing_generator_set_drr
-ffffffff81c98540 T dce110_timing_generator_set_static_screen_control
-ffffffff81c985b0 T dce110_timing_generator_get_vblank_counter
-ffffffff81c98600 T dce110_timing_generator_get_position
-ffffffff81c98690 T dce110_timing_generator_get_crtc_scanoutpos
-ffffffff81c98770 T dce110_timing_generator_program_blanking
-ffffffff81c989b0 T dce110_timing_generator_set_test_pattern
-ffffffff81c98cd0 T dce110_timing_generator_validate_timing
-ffffffff81c98d80 T dce110_timing_generator_wait_for_vblank
-ffffffff81c98ed0 T dce110_timing_generator_is_counter_moving
-ffffffff81c98f40 T dce110_timing_generator_wait_for_vactive
-ffffffff81c99010 T dce110_timing_generator_setup_global_swap_lock
-ffffffff81c99180 T dce110_timing_generator_tear_down_global_swap_lock
-ffffffff81c99200 T dce110_timing_generator_enable_advanced_request
-ffffffff81c992a0 T dce110_timing_generator_set_lock_master
-ffffffff81c99300 T dce110_timing_generator_enable_reset_trigger
-ffffffff81c993e0 T dce110_timing_generator_enable_crtc_reset
-ffffffff81c995d0 T dce110_timing_generator_disable_reset_trigger
-ffffffff81c996c0 T dce110_timing_generator_did_triggered_reset_occur
-ffffffff81c99740 T dce110_timing_generator_disable_vga
-ffffffff81c997b0 T dce110_timing_generator_set_overscan_color_black
-ffffffff81c99850 T dce110_tg_program_blank_color
-ffffffff81c99910 T dce110_tg_set_overscan_color
-ffffffff81c99960 T dce110_tg_program_timing
-ffffffff81c99980 T dce110_tg_is_blanked
-ffffffff81c999e0 T dce110_tg_set_blank
-ffffffff81c99a50 T dce110_tg_validate_timing
-ffffffff81c99b00 T dce110_tg_wait_for_state
-ffffffff81c99c00 T dce110_tg_set_colors
-ffffffff81c99d50 T dce110_arm_vert_intr
-ffffffff81c99e10 T dce110_configure_crc
-ffffffff81c99f80 t dce110_is_tg_enabled
-ffffffff81c99fd0 T dce110_get_crc
-ffffffff81c9a090 T dce110_timing_generator_construct
-ffffffff81c9b000 T dce110_timing_generator_v_construct
-ffffffff81c9b060 t dce110_timing_generator_v_program_timing
-ffffffff81c9b300 t dce110_timing_generator_v_enable_crtc
-ffffffff81c9b390 t dce110_timing_generator_v_disable_crtc
-ffffffff81c9b400 t dce110_timing_generator_v_is_counter_moving
-ffffffff81c9b480 t dce110_timing_generator_v_get_vblank_counter
-ffffffff81c9b4d0 t dce110_timing_generator_v_set_early_control
-ffffffff81c9b530 t dce110_timing_generator_v_wait_for_state
-ffffffff81c9b6c0 t dce110_timing_generator_v_set_blank
-ffffffff81c9b720 t dce110_timing_generator_v_set_overscan_color_black
-ffffffff81c9b7c0 t dce110_timing_generator_v_program_blank_color
-ffffffff81c9b840 t dce110_timing_generator_v_set_colors
-ffffffff81c9b980 t dce110_timing_generator_v_disable_vga
-ffffffff81c9b9b0 t dce110_timing_generator_v_did_triggered_reset_occur
-ffffffff81c9b9f0 t dce110_timing_generator_v_setup_global_swap_lock
-ffffffff81c9ba10 t dce110_timing_generator_v_enable_reset_trigger
-ffffffff81c9ba30 t dce110_timing_generator_v_disable_reset_trigger
-ffffffff81c9ba50 t dce110_timing_generator_v_tear_down_global_swap_lock
-ffffffff81c9ba70 t dce110_timing_generator_v_enable_advanced_request
-ffffffff81c9c000 T dce110_transform_v_construct
-ffffffff81c9c060 t dce110_xfmv_reset
-ffffffff81c9c0b0 t dce110_xfmv_set_scaler
-ffffffff81c9ca10 t dce110_xfmv_set_pixel_storage_depth
-ffffffff81c9caf0 t dce110_xfmv_set_gamut_remap
-ffffffff81c9cb20 t program_multi_taps_filter
-ffffffff81c9d000 T dce112_compressor_power_up_fbc
-ffffffff81c9d150 T dce112_compressor_enable_fbc
-ffffffff81c9d4f0 T dce112_compressor_is_fbc_enabled_in_hw
-ffffffff81c9d5a0 T dce112_compressor_enable_lpt
-ffffffff81c9d6c0 T dce112_compressor_disable_fbc
-ffffffff81c9d9b0 T dce112_compressor_disable_lpt
-ffffffff81c9db30 T dce112_compressor_is_lpt_enabled_in_hw
-ffffffff81c9db80 T dce112_compressor_program_compressed_surface_address_and_pitch
-ffffffff81c9dcd0 T dce112_compressor_program_lpt_control
-ffffffff81c9df40 T dce112_compressor_set_fbc_invalidation_triggers
-ffffffff81c9dfd0 T dce112_compressor_construct
-ffffffff81c9e090 T dce112_compressor_create
-ffffffff81c9e180 T dce112_compressor_destroy
-ffffffff81c9f000 T dce112_hw_sequencer_construct
-ffffffff81c9f040 t dce112_enable_display_power_gating
-ffffffff81ca0000 T dce112_link_encoder_create
-ffffffff81ca00b0 T dce112_opp_create
-ffffffff81ca0140 T dce112_aux_engine_create
-ffffffff81ca01c0 T dce112_clock_source_create
-ffffffff81ca02a0 T dce112_clock_source_destroy
-ffffffff81ca02f0 T dce112_validate_bandwidth
-ffffffff81ca0390 T resource_map_phy_clock_resources
-ffffffff81ca04d0 T dce112_add_stream_to_ctx
-ffffffff81ca0560 T dce112_validate_global
-ffffffff81ca05e0 T dce112_resource_cap
-ffffffff81ca0630 T dce112_create_resource_pool
-ffffffff81ca1860 t destruct
-ffffffff81ca1ac0 t dce112_destroy_resource_pool
-ffffffff81ca1b20 t read_dce_straps
-ffffffff81ca1b80 t create_audio
-ffffffff81ca1bb0 t dce112_stream_encoder_create
-ffffffff81ca1c50 t dce112_hwseq_create
-ffffffff81ca2000 T dce120_hw_sequencer_construct
-ffffffff81ca2050 t dce120_enable_display_power_gating
-ffffffff81ca2080 t dce120_update_dchub
-ffffffff81ca3000 T dce120_opp_create
-ffffffff81ca3090 T dce120_aux_engine_create
-ffffffff81ca3110 T dce120_clock_source_create
-ffffffff81ca31f0 T dce120_clock_source_destroy
-ffffffff81ca3240 T dce120_hw_sequencer_create
-ffffffff81ca3280 T dce120_create_resource_pool
-ffffffff81ca43b0 t destruct
-ffffffff81ca4620 t dce120_destroy_resource_pool
-ffffffff81ca4680 t dce120_link_encoder_create
-ffffffff81ca4730 t read_dce_straps
-ffffffff81ca47b0 t create_audio
-ffffffff81ca47e0 t dce120_stream_encoder_create
-ffffffff81ca4880 t dce120_hwseq_create
-ffffffff81ca5000 T dce120_timing_generator_validate_timing
-ffffffff81ca50b0 T dce120_tg_validate_timing
-ffffffff81ca5160 T dce120_timing_generator_enable_crtc
-ffffffff81ca5260 T dce120_timing_generator_set_early_control
-ffffffff81ca52f0 T dce120_timing_generator_get_vblank_counter
-ffffffff81ca5340 T dce120_timing_generator_get_crtc_position
-ffffffff81ca53d0 T dce120_timing_generator_wait_for_vblank
-ffffffff81ca5490 T dce120_timing_generator_wait_for_vactive
-ffffffff81ca5510 T dce120_timing_generator_setup_global_swap_lock
-ffffffff81ca5670 T dce120_timing_generator_tear_down_global_swap_lock
-ffffffff81ca5740 T dce120_timing_generator_enable_reset_trigger
-ffffffff81ca58a0 T dce120_timing_generator_disable_reset_trigger
-ffffffff81ca59a0 T dce120_timing_generator_did_triggered_reset_occur
-ffffffff81ca59f0 T dce120_timing_generator_disable_vga
-ffffffff81ca5a60 T dce120_timing_generator_program_blanking
-ffffffff81ca5d10 T dce120_timing_generator_program_blank_color
-ffffffff81ca5dc0 T dce120_timing_generator_set_overscan_color_black
-ffffffff81ca5ea0 T dce120_timing_generator_set_drr
-ffffffff81ca61b0 T dce120_timing_generator_get_position
-ffffffff81ca6240 T dce120_timing_generator_get_crtc_scanoutpos
-ffffffff81ca6320 T dce120_timing_generator_enable_advanced_request
-ffffffff81ca63c0 T dce120_tg_program_blank_color
-ffffffff81ca64a0 T dce120_tg_set_overscan_color
-ffffffff81ca6530 T dce120_tg_program_timing
-ffffffff81ca6550 T dce120_tg_is_blanked
-ffffffff81ca65b0 T dce120_tg_set_blank
-ffffffff81ca6670 T dce120_tg_wait_for_state
-ffffffff81ca6780 T dce120_tg_set_colors
-ffffffff81ca68f0 T dce120_timing_generator_set_test_pattern
-ffffffff81ca6e90 T dce120_timing_generator_construct
-ffffffff81ca6f10 t dce120_timing_generator_set_static_screen_control
-ffffffff81ca6fa0 t dce120_arm_vert_intr
-ffffffff81ca8000 T dce80_hw_sequencer_construct
-ffffffff81ca9000 T dce80_aux_engine_create
-ffffffff81ca9080 T dce80_link_encoder_create
-ffffffff81ca9130 T dce80_clock_source_create
-ffffffff81ca9210 T dce80_clock_source_destroy
-ffffffff81ca9260 T dce80_validate_bandwidth
-ffffffff81ca92a0 T dce80_validate_global
-ffffffff81ca9320 T dce80_create_resource_pool
-ffffffff81ca9ec0 T dce81_create_resource_pool
-ffffffff81caaa60 T dce83_create_resource_pool
-ffffffff81cab4d0 t destruct
-ffffffff81cab730 t dce80_destroy_resource_pool
-ffffffff81cab790 t read_dce_straps
-ffffffff81cab7f0 t create_audio
-ffffffff81cab820 t dce80_stream_encoder_create
-ffffffff81cab8c0 t dce80_hwseq_create
-ffffffff81cac000 T dce80_timing_generator_construct
-ffffffff81cac090 t program_timing
-ffffffff81cac130 t dce80_timing_generator_enable_advanced_request
-ffffffff81cad000 T cm_helper_program_color_matrices
-ffffffff81cad0d0 T cm_helper_program_xfer_func
-ffffffff81cad490 T cm_helper_convert_to_custom_float
-ffffffff81cad880 T cm_helper_translate_curve_to_hw_format
-ffffffff81cae060 T cm_helper_translate_curve_to_degamma_hw_format
-ffffffff81caf000 T dpp_read_state
-ffffffff81caf210 T dpp_set_gamut_remap_bypass
-ffffffff81caf280 T dpp_reset
-ffffffff81caf2f0 T dpp1_cnv_setup
-ffffffff81caf8a0 T dpp1_set_cursor_attributes
-ffffffff81cafa30 T dpp1_set_cursor_position
-ffffffff81cafaf0 T dpp1_cnv_set_optional_cursor_attributes
-ffffffff81cafc00 T dpp1_dppclk_control
-ffffffff81cafd80 T dpp1_construct
-ffffffff81cafdf0 t dpp_get_optimal_number_of_taps
-ffffffff81caff90 t dpp1_cm_set_regamma_pwl
-ffffffff81cb1000 T dpp1_cm_set_gamut_remap
-ffffffff81cb11a0 T dpp1_cm_set_output_csc_default
-ffffffff81cb1220 t dpp1_cm_program_color_matrix
-ffffffff81cb13d0 T dpp1_cm_set_output_csc_adjustment
-ffffffff81cb13e0 T dpp1_cm_power_on_regamma_lut
-ffffffff81cb1460 T dpp1_cm_program_regamma_lut
-ffffffff81cb1670 T dpp1_cm_configure_regamma_lut
-ffffffff81cb17c0 T dpp1_cm_program_regamma_luta_settings
-ffffffff81cb1950 T dpp1_cm_program_regamma_lutb_settings
-ffffffff81cb1ae0 T dpp1_program_input_csc
-ffffffff81cb1d30 T dpp1_program_bias_and_scale
-ffffffff81cb1ea0 T dpp1_program_degamma_lutb_settings
-ffffffff81cb2040 T dpp1_program_degamma_luta_settings
-ffffffff81cb21e0 T dpp1_power_on_degamma_lut
-ffffffff81cb2260 T dpp1_set_degamma
-ffffffff81cb24c0 T dpp1_degamma_ram_select
-ffffffff81cb2580 T dpp1_program_degamma_lut
-ffffffff81cb2920 T dpp1_set_degamma_pwl
-ffffffff81cb2b60 T dpp1_full_bypass
-ffffffff81cb2cf0 T dpp1_program_input_lut
-ffffffff81cb34b0 T dpp1_set_hdr_multiplier
-ffffffff81cb4000 T dpp1_dscl_calc_lb_num_partitions
-ffffffff81cb41e0 T dpp1_dscl_is_lb_conf_valid
-ffffffff81cb4220 T dpp1_dscl_set_scaler_auto_scale
-ffffffff81cb4710 t dpp1_dscl_find_lb_memory_config
-ffffffff81cb49d0 t dpp1_dscl_set_lb
-ffffffff81cb4be0 t dpp1_dscl_set_scl_filter
-ffffffff81cb5010 T dpp1_dscl_set_scaler_manual_scale
-ffffffff81cb5990 t dpp1_dscl_get_filter_coeffs_64p
-ffffffff81cb5a60 t dpp1_dscl_set_scaler_filter
-ffffffff81cb6000 T hubbub1_wm_read_state
-ffffffff81cb6320 T hubbub1_verify_allow_pstate_change_high
-ffffffff81cb64f0 T hubbub1_wm_change_req_wa
-ffffffff81cb65c0 T hubbub1_program_watermarks
-ffffffff81cb6e10 T hubbub1_update_dchub
-ffffffff81cb7150 T hubbub1_toggle_watermark_change_req
-ffffffff81cb7210 T hubbub1_soft_reset
-ffffffff81cb72b0 T hubbub1_construct
-ffffffff81cb7300 t hubbub1_get_dcc_compression_cap
-ffffffff81cb74f0 t hubbub1_dcc_support_swizzle
-ffffffff81cb75a0 t hubbub1_dcc_support_pixel_format
-ffffffff81cb8000 T hubp1_set_blank
-ffffffff81cb8130 T hubp1_program_tiling
-ffffffff81cb83f0 T hubp1_program_size
-ffffffff81cb85b0 T hubp1_program_rotation
-ffffffff81cb87c0 T hubp1_program_pixel_format
-ffffffff81cb8cb0 T hubp1_program_surface_flip_and_addr
-ffffffff81cb94f0 T hubp1_dcc_control
-ffffffff81cb95e0 T hubp1_program_surface_config
-ffffffff81cb9730 T hubp1_program_requestor
-ffffffff81cb9b40 T hubp1_program_deadline
-ffffffff81cba590 T hubp1_is_flip_pending
-ffffffff81cba670 T min_set_viewport
-ffffffff81cba8c0 T hubp1_read_state
-ffffffff81cbb590 T hubp1_get_cursor_pitch
-ffffffff81cbb630 T hubp1_cursor_set_attributes
-ffffffff81cbb990 T hubp1_cursor_set_position
-ffffffff81cbbc80 T hubp1_clk_cntl
-ffffffff81cbbd30 T hubp1_vtg_sel
-ffffffff81cbbdd0 T dcn10_hubp_construct
-ffffffff81cbbe30 t hubp1_setup
-ffffffff81cbbef0 t hubp1_set_vm_system_aperture_settings
-ffffffff81cbc120 t hubp1_set_vm_context0_settings
-ffffffff81cbc410 t hubp1_set_hubp_blank_en
-ffffffff81cbc4b0 t hubp1_disconnect
-ffffffff81cbc5b0 t hubp1_disable_control
-ffffffff81cbc650 t hubp1_get_underflow_status
-ffffffff81cbd000 T print_microsec
-ffffffff81cbd060 T dcn10_log_hubbub_state
-ffffffff81cbd2e0 T dcn10_log_hw_state
-ffffffff81cbe220 T dcn10_verify_allow_pstate_change_high
-ffffffff81cbe520 T hwss1_plane_atomic_disconnect
-ffffffff81cbe620 T is_rgb_cspace
-ffffffff81cbe6a0 T build_prescale_params
-ffffffff81cbe840 T dcn10_program_pipe
-ffffffff81cbf330 T dcn10_hw_sequencer_construct
-ffffffff81cbf350 t hubp_pg_control
-ffffffff81cbf650 t dpp_pg_control
-ffffffff81cbf950 t program_gamut_remap
-ffffffff81cbfaa0 t is_upper_pipe_tree_visible
-ffffffff81cbfb00 t is_lower_pipe_tree_visible
-ffffffff81cbfb60 t dcn10_init_hw
-ffffffff81cc0550 t reset_hw_ctx_wrap
-ffffffff81cc0770 t dcn10_apply_ctx_for_surface
-ffffffff81cc0d00 t program_csc_matrix
-ffffffff81cc0d60 t dcn10_program_output_csc
-ffffffff81cc0dd0 t dcn10_update_plane_addr
-ffffffff81cc0f50 t dcn10_update_dchub
-ffffffff81cc0fc0 t dcn10_update_mpcc
-ffffffff81cc12d0 t dcn10_update_pending_status
-ffffffff81cc13d0 t dcn10_set_input_transfer_func
-ffffffff81cc1510 t dcn10_set_output_transfer_func
-ffffffff81cc15d0 t dcn10_enable_timing_synchronization
-ffffffff81cc1730 t dcn10_enable_per_frame_crtc_position_reset
-ffffffff81cc1890 t dcn10_dummy_display_power_gating
-ffffffff81cc18c0 t dcn10_disable_plane
-ffffffff81cc1bd0 t dcn10_pipe_control_lock
-ffffffff81cc1c70 t dcn10_blank_pixel_data
-ffffffff81cc1d80 t dcn10_set_bandwidth
-ffffffff81cc1e70 t set_drr
-ffffffff81cc1f00 t get_position
-ffffffff81cc1f80 t set_static_screen_control
-ffffffff81cc2020 t dcn10_enable_stream_timing
-ffffffff81cc2300 t dcn10_setup_stereo
-ffffffff81cc2400 t dcn10_wait_for_mpcc_disconnect
-ffffffff81cc2550 t ready_shared_resources
-ffffffff81cc25a0 t optimize_shared_resources
-ffffffff81cc2610 t dcn10_pplib_apply_display_requirements
-ffffffff81cc2710 t dcn10_set_cursor_position
-ffffffff81cc2830 t dcn10_set_cursor_attribute
-ffffffff81cc2880 t dcn10_set_cursor_sdr_white_level
-ffffffff81cc2950 t enable_power_gating_plane
-ffffffff81cc3000 T dcn10_ipp_construct
-ffffffff81cc3050 t dcn10_ipp_destroy
-ffffffff81cc4000 T dcn10_link_encoder_set_dp_phy_pattern_training_pattern
-ffffffff81cc4150 T configure_encoder
-ffffffff81cc4220 T dcn10_psr_program_dp_dphy_fast_training
-ffffffff81cc4320 T dcn10_psr_program_secondary_packet
-ffffffff81cc43d0 T dcn10_is_dig_enabled
-ffffffff81cc4430 T dcn10_link_encoder_validate_dvi_output
-ffffffff81cc44d0 T dcn10_link_encoder_validate_dp_output
-ffffffff81cc4510 T dcn10_link_encoder_construct
-ffffffff81cc4700 T dcn10_link_encoder_validate_output_with_stream
-ffffffff81cc4890 T dcn10_link_encoder_hw_init
-ffffffff81cc4b00 T dcn10_aux_initialize
-ffffffff81cc4c00 T dcn10_link_encoder_destroy
-ffffffff81cc4c50 T dcn10_link_encoder_setup
-ffffffff81cc4e40 T dcn10_link_encoder_enable_tmds_output
-ffffffff81cc4f20 T dcn10_link_encoder_enable_dp_output
-ffffffff81cc50d0 T dcn10_link_encoder_enable_dp_mst_output
-ffffffff81cc5280 T dcn10_link_encoder_disable_output
-ffffffff81cc54b0 T dcn10_link_encoder_dp_set_lane_settings
-ffffffff81cc5640 T dcn10_link_encoder_dp_set_phy_pattern
-ffffffff81cc6070 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
-ffffffff81cc63d0 T dcn10_link_encoder_update_mst_stream_allocation_table
-ffffffff81cc6780 T dcn10_link_encoder_connect_dig_be_to_fe
-ffffffff81cc68a0 T dcn10_link_encoder_enable_hpd
-ffffffff81cc6930 T dcn10_link_encoder_disable_hpd
-ffffffff81cc69c0 t program_pattern_symbols
-ffffffff81cc7000 T mpc1_set_bg_color
-ffffffff81cc7120 T mpc1_update_stereo_mix
-ffffffff81cc7290 T mpc1_assert_idle_mpcc
-ffffffff81cc7350 T mpc1_get_mpcc
-ffffffff81cc73d0 T mpc1_get_mpcc_for_dpp
-ffffffff81cc7420 T mpc1_is_mpcc_idle
-ffffffff81cc7500 T mpc1_assert_mpcc_idle_before_connect
-ffffffff81cc7610 T mpc1_insert_plane
-ffffffff81cc7c30 T mpc1_remove_mpcc
-ffffffff81cc7f10 T mpc1_mpc_init
-ffffffff81cc80f0 T mpc1_init_mpcc_list_from_hw
-ffffffff81cc83a0 T mpc1_read_mpcc_state
-ffffffff81cc8530 T dcn10_mpc_construct
-ffffffff81cc86d0 t mpc1_update_blending
-ffffffff81cc9000 T opp1_program_bit_depth_reduction
-ffffffff81cc9500 T opp1_set_dyn_expansion
-ffffffff81cc96b0 T opp1_program_fmt
-ffffffff81cc9a90 T opp1_program_stereo
-ffffffff81cc9c20 T opp1_program_oppbuf
-ffffffff81cc9dd0 T opp1_pipe_clock_control
-ffffffff81cc9e70 T opp1_destroy
-ffffffff81cc9ec0 T dcn10_opp_construct
-ffffffff81cca000 T optc1_program_global_sync
-ffffffff81cca130 T optc1_program_vline_interrupt
-ffffffff81cca2d0 T optc1_program_timing
-ffffffff81ccaa70 T optc1_set_blank_data_double_buffer
-ffffffff81ccab00 T optc1_set_blank
-ffffffff81ccacf0 T optc1_is_blanked
-ffffffff81ccad70 T optc1_enable_optc_clock
-ffffffff81ccafe0 T optc1_disable_crtc
-ffffffff81ccb120 T optc1_program_blank_color
-ffffffff81ccb1d0 T optc1_validate_timing
-ffffffff81ccb2c0 T optc1_get_vblank_counter
-ffffffff81ccb320 T optc1_lock
-ffffffff81ccb410 T optc1_unlock
-ffffffff81ccb480 T optc1_get_position
-ffffffff81ccb500 T optc1_is_counter_moving
-ffffffff81ccb570 T optc1_did_triggered_reset_occur
-ffffffff81ccb600 T optc1_disable_reset_trigger
-ffffffff81ccb6c0 T optc1_enable_reset_trigger
-ffffffff81ccb7e0 T optc1_enable_crtc_reset
-ffffffff81ccb940 T optc1_wait_for_state
-ffffffff81ccba00 T optc1_set_early_control
-ffffffff81ccba30 T optc1_set_static_screen_control
-ffffffff81ccbac0 T optc1_set_drr
-ffffffff81ccbd60 T optc1_get_crtc_scanoutpos
-ffffffff81ccbe60 T optc1_program_stereo
-ffffffff81ccc140 T optc1_is_stereo_left_eye
-ffffffff81ccc1b0 T optc1_read_otg_state
-ffffffff81ccc420 T optc1_get_otg_active_size
-ffffffff81ccc530 T optc1_clear_optc_underflow
-ffffffff81ccc5d0 T optc1_tg_init
-ffffffff81ccc6c0 T optc1_is_tg_enabled
-ffffffff81ccc720 T optc1_is_optc_underflow_occurred
-ffffffff81ccc790 T optc1_configure_crc
-ffffffff81cccac0 T optc1_get_crc
-ffffffff81cccbb0 T dcn10_timing_generator_init
-ffffffff81cccc20 t optc1_enable_crtc
-ffffffff81cccd70 t optc1_set_test_pattern
-ffffffff81cce000 T dcn10_aux_engine_create
-ffffffff81cce080 T dcn10_link_encoder_create
-ffffffff81cce130 T dcn10_clock_source_create
-ffffffff81cce210 T dcn10_clock_source_destroy
-ffffffff81cce260 T dcn10_add_stream_to_ctx
-ffffffff81cce400 T dcn10_create_resource_pool
-ffffffff81ccf220 t destruct
-ffffffff81ccf520 t dcn10_destroy_resource_pool
-ffffffff81ccf580 t dcn10_acquire_idle_pipe_for_layer
-ffffffff81ccf6a0 t dcn10_validate_plane
-ffffffff81ccf6f0 t read_dce_straps
-ffffffff81ccf710 t create_audio
-ffffffff81ccf740 t dcn10_stream_encoder_create
-ffffffff81ccf7e0 t dcn10_hwseq_create
-ffffffff81ccf850 t dcn10_get_dcc_compression_cap
-ffffffff81cd0000 T enc1_update_generic_info_packet
-ffffffff81cd0560 T enc1_stream_encoder_dp_set_stream_attribute
-ffffffff81cd0a20 T enc1_stream_encoder_hdmi_set_stream_attribute
-ffffffff81cd1070 t enc1_stream_encoder_set_stream_attribute_helper
-ffffffff81cd1170 T enc1_stream_encoder_dvi_set_stream_attribute
-ffffffff81cd1270 T enc1_stream_encoder_set_mst_bandwidth
-ffffffff81cd1450 T enc1_stream_encoder_update_dp_info_packets
-ffffffff81cd1660 T enc1_stream_encoder_stop_dp_info_packets
-ffffffff81cd1840 T enc1_stream_encoder_dp_blank
-ffffffff81cd19f0 T enc1_stream_encoder_dp_unblank
-ffffffff81cd1cb0 T enc1_stream_encoder_set_avmute
-ffffffff81cd1d50 T enc1_se_audio_mute_control
-ffffffff81cd1df0 T enc1_se_dp_audio_setup
-ffffffff81cd1e00 t enc1_se_audio_setup
-ffffffff81cd1f80 T enc1_se_dp_audio_enable
-ffffffff81cd2310 T enc1_se_dp_audio_disable
-ffffffff81cd24e0 T enc1_se_hdmi_audio_setup
-ffffffff81cd2bc0 T enc1_se_hdmi_audio_disable
-ffffffff81cd2c60 T enc1_setup_stereo_sync
-ffffffff81cd2d50 T dcn10_stream_encoder_construct
-ffffffff81cd2da0 t enc1_stream_encoder_update_hdmi_info_packets
-ffffffff81cd31d0 t enc1_stream_encoder_stop_hdmi_info_packets
-ffffffff81cd4000 T dml_init_instance
-ffffffff81cd5000 T print__rq_params_st
-ffffffff81cd5030 T print__data_rq_sizing_params_st
-ffffffff81cd5060 T print__data_rq_dlg_params_st
-ffffffff81cd5090 T print__data_rq_misc_params_st
-ffffffff81cd50c0 T print__rq_dlg_params_st
-ffffffff81cd50f0 T print__dlg_sys_params_st
-ffffffff81cd5120 T print__data_rq_regs_st
-ffffffff81cd5150 T print__rq_regs_st
-ffffffff81cd5180 T print__dlg_regs_st
-ffffffff81cd51b0 T print__ttu_regs_st
-ffffffff81cd6000 T dml1_extract_rq_regs
-ffffffff81cd61d0 t extract_rq_sizing_regs
-ffffffff81cd6370 T dml1_rq_dlg_get_rq_params
-ffffffff81cd65e0 t get_surf_rq_param
-ffffffff81cd72d0 T dml1_rq_dlg_get_dlg_params
-ffffffff81cda000 T dml_round
-ffffffff81cdb000 T dal_hw_factory_dce110_init
-ffffffff81cdb060 t define_hpd_registers
-ffffffff81cdb0b0 t define_ddc_registers
-ffffffff81cdc000 T dal_hw_translate_dce110_init
-ffffffff81cdc030 t offset_to_id
-ffffffff81cdc390 t id_to_offset
-ffffffff81cdd000 T dal_hw_factory_dce120_init
+ffffffff81c2f220 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81c2f260 t signal_type_to_atom_dig_mode
+ffffffff81c2f2c0 t hpd_sel_to_atom
+ffffffff81c2f300 t dig_encoder_sel_to_atom
+ffffffff81c2f330 t phy_id_to_atom
+ffffffff81c2f370 t disp_power_gating_action_to_atom
+ffffffff81c2f3e0 t dc_clock_type_to_atom
+ffffffff81c2f460 t transmitter_color_depth_to_atom
+ffffffff81c30000 T dal_cmd_tbl_helper_dce112_get_table
+ffffffff81c30030 t encoder_action_to_atom
+ffffffff81c300a0 t engine_bp_to_atom
+ffffffff81c30140 t clock_source_id_to_atom
+ffffffff81c30220 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81c30260 t signal_type_to_atom_dig_mode
+ffffffff81c302c0 t hpd_sel_to_atom
+ffffffff81c30300 t dig_encoder_sel_to_atom
+ffffffff81c30330 t phy_id_to_atom
+ffffffff81c30370 t disp_power_gating_action_to_atom
+ffffffff81c303e0 t dc_clock_type_to_atom
+ffffffff81c30460 t transmitter_color_depth_to_atom
+ffffffff81c31000 T dal_cmd_tbl_helper_dce80_get_table
+ffffffff81c31030 t encoder_action_to_atom
+ffffffff81c310a0 t engine_bp_to_atom
+ffffffff81c31140 t clock_source_id_to_atom
+ffffffff81c31230 t clock_source_id_to_atom_phy_clk_src_id
+ffffffff81c31270 t signal_type_to_atom_dig_mode
+ffffffff81c312d0 t hpd_sel_to_atom
+ffffffff81c31310 t dig_encoder_sel_to_atom
+ffffffff81c31360 t phy_id_to_atom
+ffffffff81c313a0 t disp_power_gating_action_to_atom
+ffffffff81c32000 T bw_int_to_fixed_nonconst
+ffffffff81c32080 T bw_frc_to_fixed
+ffffffff81c32200 T bw_floor2
+ffffffff81c32290 T bw_ceil2
+ffffffff81c32300 T bw_mul
+ffffffff81c33000 T convert_to_custom_float_format
+ffffffff81c34000 T bw_calcs_init
+ffffffff81c35e80 T bw_calcs
+ffffffff81c375f0 t calculate_bandwidth
+ffffffff81c3f000 T scaler_settings_calculation
+ffffffff81c3f420 T mode_support_and_system_configuration
+ffffffff81c45220 T display_pipe_configuration
+ffffffff81c45af0 T dispclkdppclkdcfclk_deep_sleep_prefetch_parameters_watermarks_and_performance_calculation
+ffffffff81c4b000 T dcn_bw_mod
+ffffffff81c4b060 T dcn_bw_min2
+ffffffff81c4b0a0 T dcn_bw_max
+ffffffff81c4b0d0 T dcn_bw_max2
+ffffffff81c4b110 T dcn_bw_floor2
+ffffffff81c4b160 T dcn_bw_ceil2
+ffffffff81c4b1f0 T dcn_bw_max3
+ffffffff81c4b270 T dcn_bw_max5
+ffffffff81c4b380 T dcn_bw_pow
+ffffffff81c4b410 T dcn_bw_log
+ffffffff81c4c000 T dcn_validate_bandwidth
+ffffffff81c4d9b0 T dcn_bw_sync_calcs_and_dml
+ffffffff81c4dc20 t dcn_bw_calc_rq_dlg_ttu
+ffffffff81c4e620 T dcn_find_dcfclk_suits_all
+ffffffff81c4ea90 T dcn_bw_update_from_pplib
+ffffffff81c4ee50 T dcn_bw_notify_pplib_of_wm_ranges
+ffffffff81c50000 T dc_stream_adjust_vmin_vmax
+ffffffff81c500e0 T dc_stream_get_crtc_position
+ffffffff81c50310 T dc_stream_configure_crc
+ffffffff81c50460 T dc_stream_get_crc
+ffffffff81c50540 T dc_stream_set_dither_option
+ffffffff81c506e0 T dc_stream_set_static_screen_events
+ffffffff81c50880 T dc_link_set_drive_settings
+ffffffff81c50910 T dc_link_perform_link_training
+ffffffff81c509a0 T dc_link_set_preferred_link_settings
+ffffffff81c50a30 T dc_link_enable_hpd
+ffffffff81c50a40 T dc_link_disable_hpd
+ffffffff81c50a50 T dc_link_set_test_pattern
+ffffffff81c50a90 T dc_create
+ffffffff81c510e0 T dc_destroy
+ffffffff81c51130 t destruct
+ffffffff81c512f0 T dc_enable_stereo
+ffffffff81c51400 T dc_commit_state
+ffffffff81c520e0 T dc_post_update_surfaces_to_stream
+ffffffff81c521b0 T dc_create_state
+ffffffff81c52200 T dc_retain_state
+ffffffff81c52230 T dc_release_state
+ffffffff81c522a0 T dc_check_update_surfaces_for_stream
+ffffffff81c52a30 T dc_commit_updates_for_stream
+ffffffff81c531d0 T dc_get_current_stream_count
+ffffffff81c53200 T dc_get_stream_at_index
+ffffffff81c53240 T dc_interrupt_to_irq_source
+ffffffff81c53260 T dc_interrupt_set
+ffffffff81c532b0 T dc_interrupt_ack
+ffffffff81c532d0 T dc_set_power_state
+ffffffff81c53380 T dc_resume
+ffffffff81c533f0 T dc_submit_i2c
+ffffffff81c53420 T dc_link_add_remote_sink
+ffffffff81c535b0 T dc_link_remove_remote_sink
+ffffffff81c54000 T pre_surface_trace
+ffffffff81c54030 T update_surface_trace
+ffffffff81c54060 T post_surface_trace
+ffffffff81c54090 T context_timing_trace
+ffffffff81c54160 T context_clock_trace
+ffffffff81c55000 T get_color_space_type
+ffffffff81c55070 T find_color_matrix
+ffffffff81c550f0 T color_space_to_black_color
+ffffffff81c55180 T hwss_wait_for_blank_complete
+ffffffff81c56000 T get_hpd_gpio
+ffffffff81c560d0 T dc_link_detect_sink
+ffffffff81c56200 T dc_link_is_dp_sink_present
+ffffffff81c56440 T dc_link_detect
+ffffffff81c56df0 T link_create
+ffffffff81c577a0 T link_destroy
+ffffffff81c57860 T dc_link_validate_mode_timing
+ffffffff81c579d0 T dc_link_get_backlight_level
+ffffffff81c57a30 T dc_link_set_backlight_level
+ffffffff81c57c00 T dc_link_set_abm_disable
+ffffffff81c57c70 T dc_link_set_psr_enable
+ffffffff81c57ce0 T dc_link_get_status
+ffffffff81c57d10 T core_link_resume
+ffffffff81c57d50 t program_hpd_filter
+ffffffff81c57ee0 T core_link_enable_stream
+ffffffff81c59520 T core_link_disable_stream
+ffffffff81c596e0 T core_link_set_avmute
+ffffffff81c59730 T dc_link_enable_hpd_filter
+ffffffff81c59880 t enable_link_dp
+ffffffff81c59af0 t update_mst_stream_alloc_table
+ffffffff81c5a000 T dal_ddc_i2c_payloads_add
+ffffffff81c5a0c0 T dal_ddc_aux_payloads_add
+ffffffff81c5a170 T dal_ddc_service_create
+ffffffff81c5a290 T dal_ddc_service_destroy
+ffffffff81c5a320 T dal_ddc_service_get_type
+ffffffff81c5a350 T dal_ddc_service_set_transaction_type
+ffffffff81c5a380 T dal_ddc_service_is_in_aux_transaction_mode
+ffffffff81c5a3b0 T ddc_service_set_dongle_type
+ffffffff81c5a3e0 T get_defer_delay
+ffffffff81c5a470 T dal_ddc_service_i2c_query_dp_dual_mode_adaptor
+ffffffff81c5a7f0 T dal_ddc_service_query_ddc_data
+ffffffff81c5ac50 T dc_link_aux_transfer
+ffffffff81c5adb0 T dal_ddc_service_set_ddc_pin
+ffffffff81c5ade0 T dal_ddc_service_get_ddc_pin
+ffffffff81c5ae10 T dal_ddc_service_write_scdc_data
+ffffffff81c5aee0 T dal_ddc_service_read_scdc_data
+ffffffff81c5b000 T dc_link_dp_set_drive_settings
+ffffffff81c5b100 T dc_link_dp_perform_link_training
+ffffffff81c5c130 T perform_link_training_with_retries
+ffffffff81c5c1f0 T dp_verify_link_cap
+ffffffff81c5c570 T dp_validate_mode_timing
+ffffffff81c5c6a0 T decide_link_settings
+ffffffff81c5c8d0 T dc_link_handle_hpd_rx_irq
+ffffffff81c5d090 T is_mst_supported
+ffffffff81c5d120 T is_dp_active_dongle
+ffffffff81c5d160 T detect_dp_sink_caps
+ffffffff81c5d170 t retrieve_link_cap
+ffffffff81c5d620 T detect_edp_sink_caps
+ffffffff81c5d680 T dc_link_dp_enable_hpd
+ffffffff81c5d6c0 T dc_link_dp_disable_hpd
+ffffffff81c5d710 T dc_link_dp_set_test_pattern
+ffffffff81c5db10 t set_crtc_test_pattern
+ffffffff81c5dc90 T dp_enable_mst_on_sink
+ffffffff81c5dd10 t get_lane_status_and_drive_settings
+ffffffff81c5f000 T core_link_read_dpcd
+ffffffff81c5f050 T core_link_write_dpcd
+ffffffff81c5f0a0 T dp_receiver_power_ctrl
+ffffffff81c5f100 T dp_enable_link_phy
+ffffffff81c5f240 T edp_receiver_ready_T9
+ffffffff81c5f310 T edp_receiver_ready_T7
+ffffffff81c5f3e0 T dp_disable_link_phy
+ffffffff81c5f490 T dp_disable_link_phy_mst
+ffffffff81c5f560 T dp_set_hw_training_pattern
+ffffffff81c5f650 T dp_set_hw_test_pattern
+ffffffff81c5f730 T dp_set_hw_lane_settings
+ffffffff81c5f750 T dp_get_panel_mode
+ffffffff81c5f7e0 T dp_retrain_link_dp_test
+ffffffff81c60000 T resource_parse_asic_id
+ffffffff81c60100 T dc_create_resource_pool
+ffffffff81c602d0 T dc_destroy_resource_pool
+ffffffff81c60340 T resource_construct
+ffffffff81c60660 T resource_unreference_clock_source
+ffffffff81c606e0 T resource_reference_clock_source
+ffffffff81c60760 T resource_get_clock_source_reference
+ffffffff81c607e0 T resource_are_streams_timing_synchronizable
+ffffffff81c60880 T resource_find_used_clk_src_for_sharing
+ffffffff81c60a20 T resource_build_scaling_params
+ffffffff81c626a0 T resource_build_scaling_params_for_context
+ffffffff81c627f0 T find_idle_secondary_pipe
+ffffffff81c62850 T resource_get_head_pipe_for_stream
+ffffffff81c62920 T dc_add_plane_to_context
+ffffffff81c62ed0 T dc_remove_plane_from_context
+ffffffff81c63140 T dc_rem_all_planes_for_stream
+ffffffff81c632f0 T dc_add_all_planes_for_stream
+ffffffff81c63440 T dc_is_stream_unchanged
+ffffffff81c634e0 T dc_is_stream_scaling_unchanged
+ffffffff81c63570 T update_audio_usage
+ffffffff81c635e0 T resource_is_stream_unchanged
+ffffffff81c636e0 T dc_add_stream_to_ctx
+ffffffff81c637b0 T dc_remove_stream_from_ctx
+ffffffff81c63b30 T resource_map_pool_resources
+ffffffff81c64150 T dc_resource_state_copy_construct_current
+ffffffff81c64160 T dc_resource_state_copy_construct
+ffffffff81c64440 T dc_resource_state_construct
+ffffffff81c64480 T dc_validate_global_state
+ffffffff81c647e0 T dc_resource_state_destruct
+ffffffff81c648a0 T dc_resource_find_first_free_pll
+ffffffff81c64920 T resource_build_info_frame
+ffffffff81c64fb0 t set_spd_info_packet
+ffffffff81c65150 T resource_map_clock_resources
+ffffffff81c65390 T pipe_need_reprogram
+ffffffff81c65490 T resource_build_bit_depth_reduction_params
+ffffffff81c65730 T dc_validate_stream
+ffffffff81c658b0 T dc_validate_plane
+ffffffff81c66000 T dc_sink_retain
+ffffffff81c66030 T dc_sink_release
+ffffffff81c660c0 T dc_sink_create
+ffffffff81c67000 T update_stream_signal
+ffffffff81c67080 T dc_stream_retain
+ffffffff81c670b0 T dc_stream_release
+ffffffff81c67150 T dc_create_stream_for_sink
+ffffffff81c67380 T dc_stream_get_status
+ffffffff81c67400 T dc_stream_set_cursor_attributes
+ffffffff81c67580 T dc_stream_set_cursor_position
+ffffffff81c676f0 T dc_stream_get_vblank_counter
+ffffffff81c677b0 T dc_stream_get_scanoutpos
+ffffffff81c67870 T dc_stream_log
+ffffffff81c68000 T enable_surface_flip_reporting
+ffffffff81c68030 T dc_create_plane_state
+ffffffff81c68110 T dc_plane_get_status
+ffffffff81c68250 T dc_plane_state_retain
+ffffffff81c68280 T dc_plane_state_release
+ffffffff81c68330 t kref_put
+ffffffff81c68370 T dc_gamma_retain
+ffffffff81c683a0 T dc_gamma_release
+ffffffff81c68400 t dc_gamma_free
+ffffffff81c68420 T dc_create_gamma
+ffffffff81c68470 T dc_transfer_func_retain
+ffffffff81c684a0 T dc_transfer_func_release
+ffffffff81c684e0 t dc_transfer_func_free
+ffffffff81c68500 T dc_create_transfer_func
+ffffffff81c69000 T generic_reg_update_ex
+ffffffff81c691d0 T generic_reg_get
+ffffffff81c69230 T generic_reg_get2
+ffffffff81c692b0 T generic_reg_get3
+ffffffff81c69350 T generic_reg_get4
+ffffffff81c69400 T generic_reg_get5
+ffffffff81c694d0 T generic_reg_get6
+ffffffff81c695b0 T generic_reg_get7
+ffffffff81c696b0 T generic_reg_get8
+ffffffff81c697c0 T generic_reg_wait
+ffffffff81c69980 T generic_write_indirect_reg
+ffffffff81c699e0 T generic_read_indirect_reg
+ffffffff81c69a30 T generic_indirect_reg_update_ex
+ffffffff81c6a000 T dce_abm_create
+ffffffff81c6a0c0 T dce_abm_destroy
+ffffffff81c6a120 t dce_abm_init
+ffffffff81c6a590 t dce_abm_set_level
+ffffffff81c6a6d0 t dce_abm_immediate_disable
+ffffffff81c6a880 t dce_abm_init_backlight
+ffffffff81c6ab30 t dce_abm_set_backlight_level
+ffffffff81c6b010 t dce_abm_get_current_backlight_8_bit
+ffffffff81c6c000 T dce_aud_az_enable
+ffffffff81c6c160 T dce_aud_az_disable
+ffffffff81c6c350 T dce_aud_az_configure
+ffffffff81c6cf80 t check_audio_bandwidth
+ffffffff81c6d120 T dce_aud_wall_dto_setup
+ffffffff81c6d410 T dce_aud_hw_init
+ffffffff81c6d630 T dce_aud_destroy
+ffffffff81c6d680 T dce_audio_create
+ffffffff81c6d740 t dce_aud_endpoint_valid
+ffffffff81c6e000 T get_engine_type
+ffffffff81c6e030 T dce110_engine_destroy
+ffffffff81c6e080 T dce110_aux_engine_construct
+ffffffff81c6e0d0 t acquire_engine
+ffffffff81c6e290 t submit_channel_request
+ffffffff81c6e810 t process_channel_reply
+ffffffff81c6e8f0 t read_channel_reply
+ffffffff81c6ead0 t get_channel_status
+ffffffff81c6ebf0 t is_engine_available
+ffffffff81c6ec40 t acquire
+ffffffff81c6ece0 t submit_request
+ffffffff81c6edc0 t release_engine
+ffffffff81c6ee60 t read_command
+ffffffff81c6f220 t write_command
+ffffffff81c70000 T dce110_clk_src_construct
+ffffffff81c702a0 t calc_pll_max_vco_construct
+ffffffff81c704f0 t dce110_clock_source_power_down
+ffffffff81c70590 t dce110_program_pix_clk
+ffffffff81c70f00 t dce110_get_pix_clk_dividers
+ffffffff81c71270 t dce110_get_pix_rate_in_hz
+ffffffff81c71440 t calculate_pixel_clock_pll_dividers
+ffffffff81c71730 t get_ss_info_from_atombios
+ffffffff81c72000 T dce_dccg_create
+ffffffff81c720f0 t dce_dccg_construct
+ffffffff81c723a0 T dce110_dccg_create
+ffffffff81c72490 T dce112_dccg_create
+ffffffff81c72580 T dce120_dccg_create
+ffffffff81c72660 T dcn1_dccg_create
+ffffffff81c728b0 T dce_dccg_destroy
+ffffffff81c72900 t dce_update_clocks
+ffffffff81c729f0 t dce_set_clock
+ffffffff81c72ae0 t dce_get_dp_ref_freq_khz
+ffffffff81c72bf0 t dccg_adjust_dp_ref_freq_for_ss
+ffffffff81c72ce0 t dce_psr_set_clock
+ffffffff81c72e10 t dce112_set_clock
+ffffffff81c72f90 t dce12_update_clocks
+ffffffff81c73070 t dce12_get_dp_ref_freq_khz
+ffffffff81c73090 t dcn1_update_clocks
+ffffffff81c74000 T dce_dmcu_load_iram
+ffffffff81c741b0 T dce_dmcu_create
+ffffffff81c74260 T dcn10_dmcu_create
+ffffffff81c74310 T dce_dmcu_destroy
+ffffffff81c74360 t dce_dmcu_init
+ffffffff81c74390 t dce_dmcu_set_psr_enable
+ffffffff81c74520 t dce_dmcu_setup_psr
+ffffffff81c74980 t dce_get_dmcu_psr_state
+ffffffff81c74ae0 t dce_psr_wait_loop
+ffffffff81c74c60 t dce_get_psr_wait_loop
+ffffffff81c74c90 t dce_is_dmcu_initialized
+ffffffff81c74cf0 t dcn10_dmcu_init
+ffffffff81c751f0 t dcn10_dmcu_load_iram
+ffffffff81c754d0 t dcn10_dmcu_set_psr_enable
+ffffffff81c756d0 t dcn10_dmcu_setup_psr
+ffffffff81c75b80 t dcn10_get_dmcu_psr_state
+ffffffff81c75cf0 t dcn10_psr_wait_loop
+ffffffff81c75e50 t dcn10_get_psr_wait_loop
+ffffffff81c75e80 t dcn10_is_dmcu_initialized
+ffffffff81c75eb0 t dcn10_get_dmcu_state
+ffffffff81c77000 T dce_enable_fe_clock
+ffffffff81c770a0 T dce_pipe_control_lock
+ffffffff81c772b0 T dce_set_blender_mode
+ffffffff81c77440 T dce_clock_gating_power_up
+ffffffff81c77530 T dce_crtc_switch_to_clk_src
+ffffffff81c777c0 T dce_use_lut
+ffffffff81c78000 T dce_ipp_construct
+ffffffff81c78050 T dce_ipp_destroy
+ffffffff81c780a0 t dce_ipp_cursor_set_position
+ffffffff81c78270 t dce_ipp_cursor_set_attributes
+ffffffff81c785b0 t dce_ipp_program_prescale
+ffffffff81c787e0 t dce_ipp_program_input_lut
+ffffffff81c78ce0 t dce_ipp_set_degamma
+ffffffff81c79000 T dce110_link_encoder_set_dp_phy_pattern_training_pattern
+ffffffff81c79140 T dce110_psr_program_dp_dphy_fast_training
+ffffffff81c79240 T dce110_psr_program_secondary_packet
+ffffffff81c792d0 T dce110_is_dig_enabled
+ffffffff81c79320 T dce110_link_encoder_validate_dvi_output
+ffffffff81c793c0 T dce110_link_encoder_validate_dp_output
+ffffffff81c79400 T dce110_link_encoder_construct
+ffffffff81c795e0 T dce110_link_encoder_validate_output_with_stream
+ffffffff81c79770 T dce110_link_encoder_hw_init
+ffffffff81c79990 T dce110_link_encoder_destroy
+ffffffff81c799e0 T dce110_link_encoder_setup
+ffffffff81c79b70 T dce110_link_encoder_enable_tmds_output
+ffffffff81c79c50 T dce110_link_encoder_enable_dp_output
+ffffffff81c79e00 T dce110_link_encoder_enable_dp_mst_output
+ffffffff81c79fa0 T dce110_link_encoder_disable_output
+ffffffff81c7a1d0 T dce110_link_encoder_dp_set_lane_settings
+ffffffff81c7a360 T dce110_link_encoder_dp_set_phy_pattern
+ffffffff81c7adf0 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
+ffffffff81c7b130 T dce110_link_encoder_update_mst_stream_allocation_table
+ffffffff81c7b470 T dce110_link_encoder_connect_dig_be_to_fe
+ffffffff81c7b580 T dce110_link_encoder_enable_hpd
+ffffffff81c7b5a0 T dce110_link_encoder_disable_hpd
+ffffffff81c7c000 T dce_mem_input_construct
+ffffffff81c7c050 T dce112_mem_input_construct
+ffffffff81c7c0a0 T dce120_mem_input_construct
+ffffffff81c7c0f0 t dce_mi_program_display_marks
+ffffffff81c7c370 t dce_mi_allocate_dmif
+ffffffff81c7c5d0 t dce_mi_free_dmif
+ffffffff81c7c750 t dce_mi_program_surface_flip_and_addr
+ffffffff81c7cb20 t dce_mi_program_pte_vm
+ffffffff81c7cd60 t dce_mi_program_surface_config
+ffffffff81c7d590 t dce_mi_is_flip_pending
+ffffffff81c7d640 t program_nbp_watermark
+ffffffff81c7d940 t program_stutter_watermark
+ffffffff81c7da80 t dce112_mi_program_display_marks
+ffffffff81c7ded0 t dce120_mi_program_display_marks
+ffffffff81c7e460 t dce120_program_stutter_watermark
+ffffffff81c7f000 T dce110_opp_set_clamping
+ffffffff81c7f2d0 T dce110_opp_program_bit_depth_reduction
+ffffffff81c7fe30 T dce110_opp_program_clamping_and_pixel_encoding
+ffffffff81c80060 T dce110_opp_set_dyn_expansion
+ffffffff81c80200 T dce110_opp_program_fmt
+ffffffff81c803f0 T dce110_opp_construct
+ffffffff81c80440 T dce110_opp_destroy
+ffffffff81c81000 T get_filter_3tap_16p
+ffffffff81c81090 T get_filter_3tap_64p
+ffffffff81c81120 T get_filter_4tap_16p
+ffffffff81c811b0 T get_filter_4tap_64p
+ffffffff81c81240 T get_filter_5tap_64p
+ffffffff81c812d0 T get_filter_6tap_64p
+ffffffff81c81360 T get_filter_7tap_64p
+ffffffff81c813f0 T get_filter_8tap_64p
+ffffffff81c81480 T get_filter_2tap_16p
+ffffffff81c814b0 T get_filter_2tap_64p
+ffffffff81c82000 T dce110_se_audio_mute_control
+ffffffff81c820a0 T dce110_se_dp_audio_setup
+ffffffff81c820b0 t dce110_se_audio_setup
+ffffffff81c82230 T dce110_se_dp_audio_enable
+ffffffff81c825c0 T dce110_se_dp_audio_disable
+ffffffff81c82790 T dce110_se_hdmi_audio_setup
+ffffffff81c82eb0 T dce110_se_hdmi_audio_disable
+ffffffff81c82f50 T dce110_stream_encoder_construct
+ffffffff81c82fa0 t dce110_stream_encoder_dp_set_stream_attribute
+ffffffff81c83850 t dce110_stream_encoder_hdmi_set_stream_attribute
+ffffffff81c83f40 t dce110_stream_encoder_dvi_set_stream_attribute
+ffffffff81c84040 t dce110_stream_encoder_set_mst_bandwidth
+ffffffff81c84220 t dce110_stream_encoder_update_hdmi_info_packets
+ffffffff81c84bf0 t dce110_stream_encoder_stop_hdmi_info_packets
+ffffffff81c84ea0 t dce110_stream_encoder_update_dp_info_packets
+ffffffff81c850b0 t dce110_stream_encoder_stop_dp_info_packets
+ffffffff81c85240 t dce110_stream_encoder_dp_blank
+ffffffff81c853f0 t dce110_stream_encoder_dp_unblank
+ffffffff81c856b0 t setup_stereo_sync
+ffffffff81c857a0 t dce110_stream_encoder_set_avmute
+ffffffff81c85840 t dce110_stream_encoder_set_stream_attribute_helper
+ffffffff81c859d0 t dce110_update_generic_info_packet
+ffffffff81c86000 T dce_transform_get_optimal_number_of_taps
+ffffffff81c86290 T dce110_opp_set_csc_adjustment
+ffffffff81c86350 t program_color_matrix
+ffffffff81c86590 T dce110_opp_set_csc_default
+ffffffff81c867a0 T dce110_opp_program_regamma_pwl
+ffffffff81c87140 T dce110_opp_power_on_regamma_lut
+ffffffff81c87240 T dce110_opp_set_regamma_mode
+ffffffff81c872b0 T dce_transform_construct
+ffffffff81c87320 t dce_transform_reset
+ffffffff81c87360 t dce_transform_set_scaler
+ffffffff81c87f20 t dce_transform_set_pixel_storage_depth
+ffffffff81c88440 t dce_transform_set_gamut_remap
+ffffffff81c887a0 t program_multi_taps_filter
+ffffffff81c89000 T dce100_enable_display_power_gating
+ffffffff81c890b0 T dce100_set_bandwidth
+ffffffff81c892a0 t dce100_pplib_apply_display_requirements
+ffffffff81c89320 T dce100_hw_sequencer_construct
+ffffffff81c8a000 T dce100_link_encoder_create
+ffffffff81c8a0b0 T dce100_opp_create
+ffffffff81c8a140 T dce100_aux_engine_create
+ffffffff81c8a1c0 T dce100_clock_source_create
+ffffffff81c8a2a0 T dce100_clock_source_destroy
+ffffffff81c8a2f0 T dce100_validate_bandwidth
+ffffffff81c8a440 T dce100_validate_global
+ffffffff81c8a4c0 T dce100_add_stream_to_ctx
+ffffffff81c8a550 T dce100_validate_plane
+ffffffff81c8a590 T dce100_create_resource_pool
+ffffffff81c8b130 t destruct
+ffffffff81c8b390 t dce100_destroy_resource_pool
+ffffffff81c8b3f0 t read_dce_straps
+ffffffff81c8b450 t create_audio
+ffffffff81c8b480 t dce100_stream_encoder_create
+ffffffff81c8b520 t dce100_hwseq_create
+ffffffff81c8c000 T dce110_compressor_power_up_fbc
+ffffffff81c8c150 T dce110_compressor_enable_fbc
+ffffffff81c8c330 T dce110_compressor_is_fbc_enabled_in_hw
+ffffffff81c8c3e0 T dce110_compressor_disable_fbc
+ffffffff81c8c630 T dce110_compressor_program_compressed_surface_address_and_pitch
+ffffffff81c8c750 T dce110_compressor_set_fbc_invalidation_triggers
+ffffffff81c8c7e0 T dce110_compressor_create
+ffffffff81c8c880 T dce110_compressor_construct
+ffffffff81c8c900 T dce110_compressor_destroy
+ffffffff81c8c950 T dce110_get_required_compressed_surfacesize
+ffffffff81c8c9b0 T get_max_support_fbc_buffersize
+ffffffff81c8c9e0 T controller_id_to_index
+ffffffff81c8d000 T dce110_update_info_frame
+ffffffff81c8d0c0 T dce110_enable_stream
+ffffffff81c8d230 T hwss_edp_wait_for_hpd_ready
+ffffffff81c8d450 T hwss_edp_power_control
+ffffffff81c8d6f0 T hwss_edp_backlight_control
+ffffffff81c8d860 T dce110_enable_audio_stream
+ffffffff81c8d900 T dce110_disable_audio_stream
+ffffffff81c8da40 T dce110_disable_stream
+ffffffff81c8db00 T dce110_unblank_stream
+ffffffff81c8dbd0 T dce110_blank_stream
+ffffffff81c8dc80 T dce110_set_avmute
+ffffffff81c8dcd0 T dce110_enable_accelerated_mode
+ffffffff81c8df80 t power_down_all_hw_blocks
+ffffffff81c8e1a0 T dce110_set_safe_displaymarks
+ffffffff81c8e2f0 T dce110_apply_ctx_to_hw
+ffffffff81c8ec20 t enable_fbc
+ffffffff81c8ee10 T dce110_power_down
+ffffffff81c8ef00 T dce110_fill_display_configs
+ffffffff81c8f140 T dce110_get_min_vblank_time_us
+ffffffff81c8f1b0 T dce110_set_cursor_position
+ffffffff81c8f2d0 T dce110_set_cursor_attribute
+ffffffff81c8f390 T dce110_hw_sequencer_construct
+ffffffff81c8f3b0 t enable_display_pipe_clock_gating
+ffffffff81c8f3e0 t build_audio_output
+ffffffff81c8f530 t init_hw
+ffffffff81c8f780 t dce110_reset_hw_ctx_wrap
+ffffffff81c8f970 t dce110_apply_ctx_for_surface
+ffffffff81c902e0 t program_gamut_remap
+ffffffff81c90430 t program_csc_matrix
+ffffffff81c90530 t update_plane_addr
+ffffffff81c905d0 t dce110_update_pending_status
+ffffffff81c90700 t dce110_set_input_transfer_func
+ffffffff81c908a0 t dce110_set_output_transfer_func
+ffffffff81c91250 t dce110_enable_timing_synchronization
+ffffffff81c91460 t dce110_enable_per_frame_crtc_position_reset
+ffffffff81c91680 t dce110_enable_display_power_gating
+ffffffff81c917f0 t dce110_power_down_fe
+ffffffff81c918b0 t dce110_set_bandwidth
+ffffffff81c91d00 t set_drr
+ffffffff81c91d90 t get_position
+ffffffff81c91e10 t set_static_screen_control
+ffffffff81c91ec0 t dce110_enable_stream_timing
+ffffffff81c92070 t dce110_wait_for_mpcc_disconnect
+ffffffff81c920a0 t ready_shared_resources
+ffffffff81c920d0 t optimize_shared_resources
+ffffffff81c92100 t pplib_apply_display_requirements
+ffffffff81c93000 T dce_mem_input_v_is_surface_pending
+ffffffff81c93090 T dce_mem_input_v_program_surface_flip_and_addr
+ffffffff81c93210 T dce_mem_input_v_program_pte_vm
+ffffffff81c934e0 T dce_mem_input_v_program_surface_config
+ffffffff81c93920 T dce_mem_input_v_program_display_marks
+ffffffff81c93b50 T dce_mem_input_program_chroma_display_marks
+ffffffff81c93d80 T dce110_allocate_mem_input_v
+ffffffff81c93ea0 T dce110_free_mem_input_v
+ffffffff81c93ed0 T dce110_mem_input_v_construct
+ffffffff81c93f00 t program_nbp_watermark
+ffffffff81c95000 T dce110_opp_v_set_csc_default
+ffffffff81c95450 t program_color_matrix_v
+ffffffff81c95600 T dce110_opp_v_set_csc_adjustment
+ffffffff81c96000 T dce110_opp_program_regamma_pwl_v
+ffffffff81c964e0 t power_on_lut
+ffffffff81c96610 T dce110_opp_power_on_regamma_lut_v
+ffffffff81c96670 T dce110_opp_set_regamma_mode_v
+ffffffff81c97000 T dce110_opp_v_construct
+ffffffff81c98000 T dce110_aux_engine_create
+ffffffff81c98080 T dce110_clock_source_create
+ffffffff81c98160 T dce110_clock_source_destroy
+ffffffff81c981f0 T dce110_resource_build_pipe_hw_param
+ffffffff81c98330 T dce110_validate_plane
+ffffffff81c98390 T dce110_validate_global
+ffffffff81c98450 T dce110_resource_cap
+ffffffff81c98490 T dce110_create_resource_pool
+ffffffff81c992b0 t destruct
+ffffffff81c99580 t dce110_destroy_resource_pool
+ffffffff81c995e0 t dce110_link_encoder_create
+ffffffff81c99690 t dce110_validate_bandwidth
+ffffffff81c99730 t dce110_acquire_underlay
+ffffffff81c998e0 t dce110_add_stream_to_ctx
+ffffffff81c999a0 t read_dce_straps
+ffffffff81c99a00 t create_audio
+ffffffff81c99a30 t dce110_stream_encoder_create
+ffffffff81c99ad0 t dce110_hwseq_create
+ffffffff81c9a000 T dce110_timing_generator_set_early_control
+ffffffff81c9a070 T dce110_timing_generator_enable_crtc
+ffffffff81c9a100 T dce110_timing_generator_program_blank_color
+ffffffff81c9a190 T dce110_timing_generator_disable_crtc
+ffffffff81c9a1e0 T dce110_timing_generator_program_timing_generator
+ffffffff81c9a400 T dce110_timing_generator_set_drr
+ffffffff81c9a540 T dce110_timing_generator_set_static_screen_control
+ffffffff81c9a5b0 T dce110_timing_generator_get_vblank_counter
+ffffffff81c9a600 T dce110_timing_generator_get_position
+ffffffff81c9a690 T dce110_timing_generator_get_crtc_scanoutpos
+ffffffff81c9a770 T dce110_timing_generator_program_blanking
+ffffffff81c9a9b0 T dce110_timing_generator_set_test_pattern
+ffffffff81c9acd0 T dce110_timing_generator_validate_timing
+ffffffff81c9ad80 T dce110_timing_generator_wait_for_vblank
+ffffffff81c9aed0 T dce110_timing_generator_is_counter_moving
+ffffffff81c9af40 T dce110_timing_generator_wait_for_vactive
+ffffffff81c9b010 T dce110_timing_generator_setup_global_swap_lock
+ffffffff81c9b180 T dce110_timing_generator_tear_down_global_swap_lock
+ffffffff81c9b200 T dce110_timing_generator_enable_advanced_request
+ffffffff81c9b2a0 T dce110_timing_generator_set_lock_master
+ffffffff81c9b300 T dce110_timing_generator_enable_reset_trigger
+ffffffff81c9b3e0 T dce110_timing_generator_enable_crtc_reset
+ffffffff81c9b5d0 T dce110_timing_generator_disable_reset_trigger
+ffffffff81c9b6c0 T dce110_timing_generator_did_triggered_reset_occur
+ffffffff81c9b740 T dce110_timing_generator_disable_vga
+ffffffff81c9b7b0 T dce110_timing_generator_set_overscan_color_black
+ffffffff81c9b850 T dce110_tg_program_blank_color
+ffffffff81c9b910 T dce110_tg_set_overscan_color
+ffffffff81c9b960 T dce110_tg_program_timing
+ffffffff81c9b980 T dce110_tg_is_blanked
+ffffffff81c9b9e0 T dce110_tg_set_blank
+ffffffff81c9ba50 T dce110_tg_validate_timing
+ffffffff81c9bb00 T dce110_tg_wait_for_state
+ffffffff81c9bc00 T dce110_tg_set_colors
+ffffffff81c9bd50 T dce110_arm_vert_intr
+ffffffff81c9be10 T dce110_configure_crc
+ffffffff81c9bf80 t dce110_is_tg_enabled
+ffffffff81c9bfd0 T dce110_get_crc
+ffffffff81c9c090 T dce110_timing_generator_construct
+ffffffff81c9d000 T dce110_timing_generator_v_construct
+ffffffff81c9d060 t dce110_timing_generator_v_program_timing
+ffffffff81c9d300 t dce110_timing_generator_v_enable_crtc
+ffffffff81c9d390 t dce110_timing_generator_v_disable_crtc
+ffffffff81c9d400 t dce110_timing_generator_v_is_counter_moving
+ffffffff81c9d480 t dce110_timing_generator_v_get_vblank_counter
+ffffffff81c9d4d0 t dce110_timing_generator_v_set_early_control
+ffffffff81c9d530 t dce110_timing_generator_v_wait_for_state
+ffffffff81c9d6c0 t dce110_timing_generator_v_set_blank
+ffffffff81c9d720 t dce110_timing_generator_v_set_overscan_color_black
+ffffffff81c9d7c0 t dce110_timing_generator_v_program_blank_color
+ffffffff81c9d840 t dce110_timing_generator_v_set_colors
+ffffffff81c9d980 t dce110_timing_generator_v_disable_vga
+ffffffff81c9d9b0 t dce110_timing_generator_v_did_triggered_reset_occur
+ffffffff81c9d9f0 t dce110_timing_generator_v_setup_global_swap_lock
+ffffffff81c9da10 t dce110_timing_generator_v_enable_reset_trigger
+ffffffff81c9da30 t dce110_timing_generator_v_disable_reset_trigger
+ffffffff81c9da50 t dce110_timing_generator_v_tear_down_global_swap_lock
+ffffffff81c9da70 t dce110_timing_generator_v_enable_advanced_request
+ffffffff81c9e000 T dce110_transform_v_construct
+ffffffff81c9e060 t dce110_xfmv_reset
+ffffffff81c9e0b0 t dce110_xfmv_set_scaler
+ffffffff81c9ea10 t dce110_xfmv_set_pixel_storage_depth
+ffffffff81c9eaf0 t dce110_xfmv_set_gamut_remap
+ffffffff81c9eb20 t program_multi_taps_filter
+ffffffff81c9f000 T dce112_compressor_power_up_fbc
+ffffffff81c9f150 T dce112_compressor_enable_fbc
+ffffffff81c9f4f0 T dce112_compressor_is_fbc_enabled_in_hw
+ffffffff81c9f5a0 T dce112_compressor_enable_lpt
+ffffffff81c9f6c0 T dce112_compressor_disable_fbc
+ffffffff81c9f9b0 T dce112_compressor_disable_lpt
+ffffffff81c9fb30 T dce112_compressor_is_lpt_enabled_in_hw
+ffffffff81c9fb80 T dce112_compressor_program_compressed_surface_address_and_pitch
+ffffffff81c9fcd0 T dce112_compressor_program_lpt_control
+ffffffff81c9ff40 T dce112_compressor_set_fbc_invalidation_triggers
+ffffffff81c9ffd0 T dce112_compressor_construct
+ffffffff81ca0090 T dce112_compressor_create
+ffffffff81ca0180 T dce112_compressor_destroy
+ffffffff81ca1000 T dce112_hw_sequencer_construct
+ffffffff81ca1040 t dce112_enable_display_power_gating
+ffffffff81ca2000 T dce112_link_encoder_create
+ffffffff81ca20b0 T dce112_opp_create
+ffffffff81ca2140 T dce112_aux_engine_create
+ffffffff81ca21c0 T dce112_clock_source_create
+ffffffff81ca22a0 T dce112_clock_source_destroy
+ffffffff81ca22f0 T dce112_validate_bandwidth
+ffffffff81ca2390 T resource_map_phy_clock_resources
+ffffffff81ca24d0 T dce112_add_stream_to_ctx
+ffffffff81ca2560 T dce112_validate_global
+ffffffff81ca25e0 T dce112_resource_cap
+ffffffff81ca2630 T dce112_create_resource_pool
+ffffffff81ca3860 t destruct
+ffffffff81ca3ac0 t dce112_destroy_resource_pool
+ffffffff81ca3b20 t read_dce_straps
+ffffffff81ca3b80 t create_audio
+ffffffff81ca3bb0 t dce112_stream_encoder_create
+ffffffff81ca3c50 t dce112_hwseq_create
+ffffffff81ca4000 T dce120_hw_sequencer_construct
+ffffffff81ca4050 t dce120_enable_display_power_gating
+ffffffff81ca4080 t dce120_update_dchub
+ffffffff81ca5000 T dce120_opp_create
+ffffffff81ca5090 T dce120_aux_engine_create
+ffffffff81ca5110 T dce120_clock_source_create
+ffffffff81ca51f0 T dce120_clock_source_destroy
+ffffffff81ca5240 T dce120_hw_sequencer_create
+ffffffff81ca5280 T dce120_create_resource_pool
+ffffffff81ca63b0 t destruct
+ffffffff81ca6620 t dce120_destroy_resource_pool
+ffffffff81ca6680 t dce120_link_encoder_create
+ffffffff81ca6730 t read_dce_straps
+ffffffff81ca67b0 t create_audio
+ffffffff81ca67e0 t dce120_stream_encoder_create
+ffffffff81ca6880 t dce120_hwseq_create
+ffffffff81ca7000 T dce120_timing_generator_validate_timing
+ffffffff81ca70b0 T dce120_tg_validate_timing
+ffffffff81ca7160 T dce120_timing_generator_enable_crtc
+ffffffff81ca7260 T dce120_timing_generator_set_early_control
+ffffffff81ca72f0 T dce120_timing_generator_get_vblank_counter
+ffffffff81ca7340 T dce120_timing_generator_get_crtc_position
+ffffffff81ca73d0 T dce120_timing_generator_wait_for_vblank
+ffffffff81ca7490 T dce120_timing_generator_wait_for_vactive
+ffffffff81ca7510 T dce120_timing_generator_setup_global_swap_lock
+ffffffff81ca7670 T dce120_timing_generator_tear_down_global_swap_lock
+ffffffff81ca7740 T dce120_timing_generator_enable_reset_trigger
+ffffffff81ca78a0 T dce120_timing_generator_disable_reset_trigger
+ffffffff81ca79a0 T dce120_timing_generator_did_triggered_reset_occur
+ffffffff81ca79f0 T dce120_timing_generator_disable_vga
+ffffffff81ca7a60 T dce120_timing_generator_program_blanking
+ffffffff81ca7d10 T dce120_timing_generator_program_blank_color
+ffffffff81ca7dc0 T dce120_timing_generator_set_overscan_color_black
+ffffffff81ca7ea0 T dce120_timing_generator_set_drr
+ffffffff81ca81b0 T dce120_timing_generator_get_position
+ffffffff81ca8240 T dce120_timing_generator_get_crtc_scanoutpos
+ffffffff81ca8320 T dce120_timing_generator_enable_advanced_request
+ffffffff81ca83c0 T dce120_tg_program_blank_color
+ffffffff81ca84a0 T dce120_tg_set_overscan_color
+ffffffff81ca8530 T dce120_tg_program_timing
+ffffffff81ca8550 T dce120_tg_is_blanked
+ffffffff81ca85b0 T dce120_tg_set_blank
+ffffffff81ca8670 T dce120_tg_wait_for_state
+ffffffff81ca8780 T dce120_tg_set_colors
+ffffffff81ca88f0 T dce120_timing_generator_set_test_pattern
+ffffffff81ca8e90 T dce120_timing_generator_construct
+ffffffff81ca8f10 t dce120_timing_generator_set_static_screen_control
+ffffffff81ca8fa0 t dce120_arm_vert_intr
+ffffffff81caa000 T dce80_hw_sequencer_construct
+ffffffff81cab000 T dce80_aux_engine_create
+ffffffff81cab080 T dce80_link_encoder_create
+ffffffff81cab130 T dce80_clock_source_create
+ffffffff81cab210 T dce80_clock_source_destroy
+ffffffff81cab260 T dce80_validate_bandwidth
+ffffffff81cab2a0 T dce80_validate_global
+ffffffff81cab320 T dce80_create_resource_pool
+ffffffff81cabec0 T dce81_create_resource_pool
+ffffffff81caca60 T dce83_create_resource_pool
+ffffffff81cad4d0 t destruct
+ffffffff81cad730 t dce80_destroy_resource_pool
+ffffffff81cad790 t read_dce_straps
+ffffffff81cad7f0 t create_audio
+ffffffff81cad820 t dce80_stream_encoder_create
+ffffffff81cad8c0 t dce80_hwseq_create
+ffffffff81cae000 T dce80_timing_generator_construct
+ffffffff81cae090 t program_timing
+ffffffff81cae130 t dce80_timing_generator_enable_advanced_request
+ffffffff81caf000 T cm_helper_program_color_matrices
+ffffffff81caf0d0 T cm_helper_program_xfer_func
+ffffffff81caf490 T cm_helper_convert_to_custom_float
+ffffffff81caf880 T cm_helper_translate_curve_to_hw_format
+ffffffff81cb0060 T cm_helper_translate_curve_to_degamma_hw_format
+ffffffff81cb1000 T dpp_read_state
+ffffffff81cb1210 T dpp_set_gamut_remap_bypass
+ffffffff81cb1280 T dpp_reset
+ffffffff81cb12f0 T dpp1_cnv_setup
+ffffffff81cb18a0 T dpp1_set_cursor_attributes
+ffffffff81cb1a30 T dpp1_set_cursor_position
+ffffffff81cb1af0 T dpp1_cnv_set_optional_cursor_attributes
+ffffffff81cb1c00 T dpp1_dppclk_control
+ffffffff81cb1d80 T dpp1_construct
+ffffffff81cb1df0 t dpp_get_optimal_number_of_taps
+ffffffff81cb1f90 t dpp1_cm_set_regamma_pwl
+ffffffff81cb3000 T dpp1_cm_set_gamut_remap
+ffffffff81cb31a0 T dpp1_cm_set_output_csc_default
+ffffffff81cb3220 t dpp1_cm_program_color_matrix
+ffffffff81cb33d0 T dpp1_cm_set_output_csc_adjustment
+ffffffff81cb33e0 T dpp1_cm_power_on_regamma_lut
+ffffffff81cb3460 T dpp1_cm_program_regamma_lut
+ffffffff81cb3670 T dpp1_cm_configure_regamma_lut
+ffffffff81cb37c0 T dpp1_cm_program_regamma_luta_settings
+ffffffff81cb3950 T dpp1_cm_program_regamma_lutb_settings
+ffffffff81cb3ae0 T dpp1_program_input_csc
+ffffffff81cb3d30 T dpp1_program_bias_and_scale
+ffffffff81cb3ea0 T dpp1_program_degamma_lutb_settings
+ffffffff81cb4040 T dpp1_program_degamma_luta_settings
+ffffffff81cb41e0 T dpp1_power_on_degamma_lut
+ffffffff81cb4260 T dpp1_set_degamma
+ffffffff81cb44c0 T dpp1_degamma_ram_select
+ffffffff81cb4580 T dpp1_program_degamma_lut
+ffffffff81cb4920 T dpp1_set_degamma_pwl
+ffffffff81cb4b60 T dpp1_full_bypass
+ffffffff81cb4cf0 T dpp1_program_input_lut
+ffffffff81cb54b0 T dpp1_set_hdr_multiplier
+ffffffff81cb6000 T dpp1_dscl_calc_lb_num_partitions
+ffffffff81cb61e0 T dpp1_dscl_is_lb_conf_valid
+ffffffff81cb6220 T dpp1_dscl_set_scaler_auto_scale
+ffffffff81cb6710 t dpp1_dscl_find_lb_memory_config
+ffffffff81cb69d0 t dpp1_dscl_set_lb
+ffffffff81cb6be0 t dpp1_dscl_set_scl_filter
+ffffffff81cb7010 T dpp1_dscl_set_scaler_manual_scale
+ffffffff81cb7990 t dpp1_dscl_get_filter_coeffs_64p
+ffffffff81cb7a60 t dpp1_dscl_set_scaler_filter
+ffffffff81cb8000 T hubbub1_wm_read_state
+ffffffff81cb8320 T hubbub1_verify_allow_pstate_change_high
+ffffffff81cb84f0 T hubbub1_wm_change_req_wa
+ffffffff81cb85c0 T hubbub1_program_watermarks
+ffffffff81cb8e10 T hubbub1_update_dchub
+ffffffff81cb9150 T hubbub1_toggle_watermark_change_req
+ffffffff81cb9210 T hubbub1_soft_reset
+ffffffff81cb92b0 T hubbub1_construct
+ffffffff81cb9300 t hubbub1_get_dcc_compression_cap
+ffffffff81cb94f0 t hubbub1_dcc_support_swizzle
+ffffffff81cb95a0 t hubbub1_dcc_support_pixel_format
+ffffffff81cba000 T hubp1_set_blank
+ffffffff81cba130 T hubp1_program_tiling
+ffffffff81cba3f0 T hubp1_program_size
+ffffffff81cba5b0 T hubp1_program_rotation
+ffffffff81cba7c0 T hubp1_program_pixel_format
+ffffffff81cbacb0 T hubp1_program_surface_flip_and_addr
+ffffffff81cbb4f0 T hubp1_dcc_control
+ffffffff81cbb5e0 T hubp1_program_surface_config
+ffffffff81cbb730 T hubp1_program_requestor
+ffffffff81cbbb40 T hubp1_program_deadline
+ffffffff81cbc590 T hubp1_is_flip_pending
+ffffffff81cbc670 T min_set_viewport
+ffffffff81cbc8c0 T hubp1_read_state
+ffffffff81cbd590 T hubp1_get_cursor_pitch
+ffffffff81cbd630 T hubp1_cursor_set_attributes
+ffffffff81cbd990 T hubp1_cursor_set_position
+ffffffff81cbdc80 T hubp1_clk_cntl
+ffffffff81cbdd30 T hubp1_vtg_sel
+ffffffff81cbddd0 T dcn10_hubp_construct
+ffffffff81cbde30 t hubp1_setup
+ffffffff81cbdef0 t hubp1_set_vm_system_aperture_settings
+ffffffff81cbe120 t hubp1_set_vm_context0_settings
+ffffffff81cbe410 t hubp1_set_hubp_blank_en
+ffffffff81cbe4b0 t hubp1_disconnect
+ffffffff81cbe5b0 t hubp1_disable_control
+ffffffff81cbe650 t hubp1_get_underflow_status
+ffffffff81cbf000 T print_microsec
+ffffffff81cbf060 T dcn10_log_hubbub_state
+ffffffff81cbf2e0 T dcn10_log_hw_state
+ffffffff81cc0220 T dcn10_verify_allow_pstate_change_high
+ffffffff81cc0520 T hwss1_plane_atomic_disconnect
+ffffffff81cc0620 T is_rgb_cspace
+ffffffff81cc06a0 T build_prescale_params
+ffffffff81cc0840 T dcn10_program_pipe
+ffffffff81cc1330 T dcn10_hw_sequencer_construct
+ffffffff81cc1350 t hubp_pg_control
+ffffffff81cc1650 t dpp_pg_control
+ffffffff81cc1950 t program_gamut_remap
+ffffffff81cc1aa0 t is_upper_pipe_tree_visible
+ffffffff81cc1b00 t is_lower_pipe_tree_visible
+ffffffff81cc1b60 t dcn10_init_hw
+ffffffff81cc2550 t reset_hw_ctx_wrap
+ffffffff81cc2770 t dcn10_apply_ctx_for_surface
+ffffffff81cc2d00 t program_csc_matrix
+ffffffff81cc2d60 t dcn10_program_output_csc
+ffffffff81cc2dd0 t dcn10_update_plane_addr
+ffffffff81cc2f50 t dcn10_update_dchub
+ffffffff81cc2fc0 t dcn10_update_mpcc
+ffffffff81cc32d0 t dcn10_update_pending_status
+ffffffff81cc33d0 t dcn10_set_input_transfer_func
+ffffffff81cc3510 t dcn10_set_output_transfer_func
+ffffffff81cc35d0 t dcn10_enable_timing_synchronization
+ffffffff81cc3730 t dcn10_enable_per_frame_crtc_position_reset
+ffffffff81cc3890 t dcn10_dummy_display_power_gating
+ffffffff81cc38c0 t dcn10_disable_plane
+ffffffff81cc3bd0 t dcn10_pipe_control_lock
+ffffffff81cc3c70 t dcn10_blank_pixel_data
+ffffffff81cc3d80 t dcn10_set_bandwidth
+ffffffff81cc3e70 t set_drr
+ffffffff81cc3f00 t get_position
+ffffffff81cc3f80 t set_static_screen_control
+ffffffff81cc4020 t dcn10_enable_stream_timing
+ffffffff81cc4300 t dcn10_setup_stereo
+ffffffff81cc4400 t dcn10_wait_for_mpcc_disconnect
+ffffffff81cc4550 t ready_shared_resources
+ffffffff81cc45a0 t optimize_shared_resources
+ffffffff81cc4610 t dcn10_pplib_apply_display_requirements
+ffffffff81cc4710 t dcn10_set_cursor_position
+ffffffff81cc4830 t dcn10_set_cursor_attribute
+ffffffff81cc4880 t dcn10_set_cursor_sdr_white_level
+ffffffff81cc4950 t enable_power_gating_plane
+ffffffff81cc5000 T dcn10_ipp_construct
+ffffffff81cc5050 t dcn10_ipp_destroy
+ffffffff81cc6000 T dcn10_link_encoder_set_dp_phy_pattern_training_pattern
+ffffffff81cc6150 T configure_encoder
+ffffffff81cc6220 T dcn10_psr_program_dp_dphy_fast_training
+ffffffff81cc6320 T dcn10_psr_program_secondary_packet
+ffffffff81cc63d0 T dcn10_is_dig_enabled
+ffffffff81cc6430 T dcn10_link_encoder_validate_dvi_output
+ffffffff81cc64d0 T dcn10_link_encoder_validate_dp_output
+ffffffff81cc6510 T dcn10_link_encoder_construct
+ffffffff81cc6700 T dcn10_link_encoder_validate_output_with_stream
+ffffffff81cc6890 T dcn10_link_encoder_hw_init
+ffffffff81cc6b00 T dcn10_aux_initialize
+ffffffff81cc6c00 T dcn10_link_encoder_destroy
+ffffffff81cc6c50 T dcn10_link_encoder_setup
+ffffffff81cc6e40 T dcn10_link_encoder_enable_tmds_output
+ffffffff81cc6f20 T dcn10_link_encoder_enable_dp_output
+ffffffff81cc70d0 T dcn10_link_encoder_enable_dp_mst_output
+ffffffff81cc7280 T dcn10_link_encoder_disable_output
+ffffffff81cc74b0 T dcn10_link_encoder_dp_set_lane_settings
+ffffffff81cc7640 T dcn10_link_encoder_dp_set_phy_pattern
+ffffffff81cc8070 t set_dp_phy_pattern_hbr2_compliance_cp2520_2
+ffffffff81cc83d0 T dcn10_link_encoder_update_mst_stream_allocation_table
+ffffffff81cc8780 T dcn10_link_encoder_connect_dig_be_to_fe
+ffffffff81cc88a0 T dcn10_link_encoder_enable_hpd
+ffffffff81cc8930 T dcn10_link_encoder_disable_hpd
+ffffffff81cc89c0 t program_pattern_symbols
+ffffffff81cc9000 T mpc1_set_bg_color
+ffffffff81cc9120 T mpc1_update_stereo_mix
+ffffffff81cc9290 T mpc1_assert_idle_mpcc
+ffffffff81cc9350 T mpc1_get_mpcc
+ffffffff81cc93d0 T mpc1_get_mpcc_for_dpp
+ffffffff81cc9420 T mpc1_is_mpcc_idle
+ffffffff81cc9500 T mpc1_assert_mpcc_idle_before_connect
+ffffffff81cc9610 T mpc1_insert_plane
+ffffffff81cc9c30 T mpc1_remove_mpcc
+ffffffff81cc9f10 T mpc1_mpc_init
+ffffffff81cca0f0 T mpc1_init_mpcc_list_from_hw
+ffffffff81cca3a0 T mpc1_read_mpcc_state
+ffffffff81cca530 T dcn10_mpc_construct
+ffffffff81cca6d0 t mpc1_update_blending
+ffffffff81ccb000 T opp1_program_bit_depth_reduction
+ffffffff81ccb500 T opp1_set_dyn_expansion
+ffffffff81ccb6b0 T opp1_program_fmt
+ffffffff81ccba90 T opp1_program_stereo
+ffffffff81ccbc20 T opp1_program_oppbuf
+ffffffff81ccbdd0 T opp1_pipe_clock_control
+ffffffff81ccbe70 T opp1_destroy
+ffffffff81ccbec0 T dcn10_opp_construct
+ffffffff81ccc000 T optc1_program_global_sync
+ffffffff81ccc130 T optc1_program_vline_interrupt
+ffffffff81ccc2d0 T optc1_program_timing
+ffffffff81ccca70 T optc1_set_blank_data_double_buffer
+ffffffff81cccb00 T optc1_set_blank
+ffffffff81ccccf0 T optc1_is_blanked
+ffffffff81cccd70 T optc1_enable_optc_clock
+ffffffff81cccfe0 T optc1_disable_crtc
+ffffffff81ccd120 T optc1_program_blank_color
+ffffffff81ccd1d0 T optc1_validate_timing
+ffffffff81ccd2c0 T optc1_get_vblank_counter
+ffffffff81ccd320 T optc1_lock
+ffffffff81ccd410 T optc1_unlock
+ffffffff81ccd480 T optc1_get_position
+ffffffff81ccd500 T optc1_is_counter_moving
+ffffffff81ccd570 T optc1_did_triggered_reset_occur
+ffffffff81ccd600 T optc1_disable_reset_trigger
+ffffffff81ccd6c0 T optc1_enable_reset_trigger
+ffffffff81ccd7e0 T optc1_enable_crtc_reset
+ffffffff81ccd940 T optc1_wait_for_state
+ffffffff81ccda00 T optc1_set_early_control
+ffffffff81ccda30 T optc1_set_static_screen_control
+ffffffff81ccdac0 T optc1_set_drr
+ffffffff81ccdd60 T optc1_get_crtc_scanoutpos
+ffffffff81ccde60 T optc1_program_stereo
+ffffffff81cce140 T optc1_is_stereo_left_eye
+ffffffff81cce1b0 T optc1_read_otg_state
+ffffffff81cce420 T optc1_get_otg_active_size
+ffffffff81cce530 T optc1_clear_optc_underflow
+ffffffff81cce5d0 T optc1_tg_init
+ffffffff81cce6c0 T optc1_is_tg_enabled
+ffffffff81cce720 T optc1_is_optc_underflow_occurred
+ffffffff81cce790 T optc1_configure_crc
+ffffffff81cceac0 T optc1_get_crc
+ffffffff81ccebb0 T dcn10_timing_generator_init
+ffffffff81ccec20 t optc1_enable_crtc
+ffffffff81cced70 t optc1_set_test_pattern
+ffffffff81cd0000 T dcn10_aux_engine_create
+ffffffff81cd0080 T dcn10_link_encoder_create
+ffffffff81cd0130 T dcn10_clock_source_create
+ffffffff81cd0210 T dcn10_clock_source_destroy
+ffffffff81cd0260 T dcn10_add_stream_to_ctx
+ffffffff81cd0400 T dcn10_create_resource_pool
+ffffffff81cd1220 t destruct
+ffffffff81cd1520 t dcn10_destroy_resource_pool
+ffffffff81cd1580 t dcn10_acquire_idle_pipe_for_layer
+ffffffff81cd16a0 t dcn10_validate_plane
+ffffffff81cd16f0 t read_dce_straps
+ffffffff81cd1710 t create_audio
+ffffffff81cd1740 t dcn10_stream_encoder_create
+ffffffff81cd17e0 t dcn10_hwseq_create
+ffffffff81cd1850 t dcn10_get_dcc_compression_cap
+ffffffff81cd2000 T enc1_update_generic_info_packet
+ffffffff81cd2560 T enc1_stream_encoder_dp_set_stream_attribute
+ffffffff81cd2a20 T enc1_stream_encoder_hdmi_set_stream_attribute
+ffffffff81cd3070 t enc1_stream_encoder_set_stream_attribute_helper
+ffffffff81cd3170 T enc1_stream_encoder_dvi_set_stream_attribute
+ffffffff81cd3270 T enc1_stream_encoder_set_mst_bandwidth
+ffffffff81cd3450 T enc1_stream_encoder_update_dp_info_packets
+ffffffff81cd3660 T enc1_stream_encoder_stop_dp_info_packets
+ffffffff81cd3840 T enc1_stream_encoder_dp_blank
+ffffffff81cd39f0 T enc1_stream_encoder_dp_unblank
+ffffffff81cd3cb0 T enc1_stream_encoder_set_avmute
+ffffffff81cd3d50 T enc1_se_audio_mute_control
+ffffffff81cd3df0 T enc1_se_dp_audio_setup
+ffffffff81cd3e00 t enc1_se_audio_setup
+ffffffff81cd3f80 T enc1_se_dp_audio_enable
+ffffffff81cd4310 T enc1_se_dp_audio_disable
+ffffffff81cd44e0 T enc1_se_hdmi_audio_setup
+ffffffff81cd4bc0 T enc1_se_hdmi_audio_disable
+ffffffff81cd4c60 T enc1_setup_stereo_sync
+ffffffff81cd4d50 T dcn10_stream_encoder_construct
+ffffffff81cd4da0 t enc1_stream_encoder_update_hdmi_info_packets
+ffffffff81cd51d0 t enc1_stream_encoder_stop_hdmi_info_packets
+ffffffff81cd6000 T dml_init_instance
+ffffffff81cd7000 T print__rq_params_st
+ffffffff81cd7030 T print__data_rq_sizing_params_st
+ffffffff81cd7060 T print__data_rq_dlg_params_st
+ffffffff81cd7090 T print__data_rq_misc_params_st
+ffffffff81cd70c0 T print__rq_dlg_params_st
+ffffffff81cd70f0 T print__dlg_sys_params_st
+ffffffff81cd7120 T print__data_rq_regs_st
+ffffffff81cd7150 T print__rq_regs_st
+ffffffff81cd7180 T print__dlg_regs_st
+ffffffff81cd71b0 T print__ttu_regs_st
+ffffffff81cd8000 T dml1_extract_rq_regs
+ffffffff81cd81d0 t extract_rq_sizing_regs
+ffffffff81cd8370 T dml1_rq_dlg_get_rq_params
+ffffffff81cd85e0 t get_surf_rq_param
+ffffffff81cd92d0 T dml1_rq_dlg_get_dlg_params
+ffffffff81cdc000 T dml_round
+ffffffff81cdd000 T dal_hw_factory_dce110_init
 ffffffff81cdd060 t define_hpd_registers
 ffffffff81cdd0b0 t define_ddc_registers
-ffffffff81cde000 T dal_hw_translate_dce120_init
+ffffffff81cde000 T dal_hw_translate_dce110_init
 ffffffff81cde030 t offset_to_id
-ffffffff81cde3a0 t id_to_offset
-ffffffff81cdf000 T dal_hw_factory_dce80_init
+ffffffff81cde390 t id_to_offset
+ffffffff81cdf000 T dal_hw_factory_dce120_init
 ffffffff81cdf060 t define_hpd_registers
 ffffffff81cdf0b0 t define_ddc_registers
-ffffffff81ce0000 T dal_hw_translate_dce80_init
+ffffffff81ce0000 T dal_hw_translate_dce120_init
 ffffffff81ce0030 t offset_to_id
-ffffffff81ce0730 t id_to_offset
-ffffffff81ce1000 T dal_hw_factory_dcn10_init
+ffffffff81ce03a0 t id_to_offset
+ffffffff81ce1000 T dal_hw_factory_dce80_init
 ffffffff81ce1060 t define_hpd_registers
 ffffffff81ce10b0 t define_ddc_registers
-ffffffff81ce2000 T dal_hw_translate_dcn10_init
+ffffffff81ce2000 T dal_hw_translate_dce80_init
 ffffffff81ce2030 t offset_to_id
-ffffffff81ce2390 t id_to_offset
-ffffffff81ce3000 T dal_hw_factory_diag_fpga_init
-ffffffff81ce4000 T dal_hw_translate_diag_fpga_init
-ffffffff81ce5000 T dal_gpio_open
-ffffffff81ce5080 T dal_gpio_open_ex
-ffffffff81ce5100 T dal_gpio_get_value
-ffffffff81ce5170 T dal_gpio_set_value
-ffffffff81ce51e0 T dal_gpio_get_mode
-ffffffff81ce5210 T dal_gpio_change_mode
-ffffffff81ce5280 T dal_gpio_get_id
-ffffffff81ce52b0 T dal_gpio_get_enum
-ffffffff81ce52e0 T dal_gpio_set_config
-ffffffff81ce5350 T dal_gpio_get_pin_info
-ffffffff81ce53a0 T dal_gpio_get_sync_source
-ffffffff81ce5430 T dal_gpio_get_output_state
-ffffffff81ce5460 T dal_gpio_close
-ffffffff81ce54b0 T dal_gpio_create
-ffffffff81ce5560 T dal_gpio_destroy
-ffffffff81ce6000 T dal_gpio_service_create
-ffffffff81ce6230 T dal_gpio_service_create_irq
-ffffffff81ce6330 T dal_gpio_create_irq
-ffffffff81ce63d0 T dal_gpio_service_destroy
-ffffffff81ce64f0 T dal_gpio_service_open
-ffffffff81ce6810 T dal_gpio_service_close
-ffffffff81ce68d0 T dal_irq_get_source
-ffffffff81ce6940 T dal_irq_get_rx_source
-ffffffff81ce6990 T dal_irq_setup_hpd_filter
-ffffffff81ce69f0 T dal_gpio_destroy_irq
-ffffffff81ce6a80 T dal_gpio_create_ddc
-ffffffff81ce6bf0 T dal_gpio_destroy_ddc
-ffffffff81ce6cb0 T dal_ddc_close
-ffffffff81ce6ce0 T dal_ddc_open
-ffffffff81ce6e30 T dal_ddc_change_mode
-ffffffff81ce6ed0 T dal_ddc_get_line
-ffffffff81ce6ee0 T dal_ddc_set_config
-ffffffff81ce7000 T dal_hw_ddc_create
-ffffffff81ce70e0 t destroy
-ffffffff81ce7140 t set_config
-ffffffff81ce8000 T dal_hw_factory_init
-ffffffff81ce80b0 T dal_hw_factory_destroy
-ffffffff81ce9000 T dal_hw_gpio_open
-ffffffff81ce90a0 T dal_hw_gpio_config_mode
-ffffffff81ce9220 T dal_hw_gpio_get_value
-ffffffff81ce9280 T dal_hw_gpio_set_value
-ffffffff81ce9360 T dal_hw_gpio_change_mode
-ffffffff81ce9370 T dal_hw_gpio_close
-ffffffff81ce94a0 T dal_hw_gpio_construct
-ffffffff81ce94f0 T dal_hw_gpio_destruct
-ffffffff81cea000 T dal_hw_hpd_create
-ffffffff81cea110 t destroy
-ffffffff81cea170 t get_value
-ffffffff81cea1f0 t set_config
-ffffffff81ceb000 T dal_hw_translate_init
-ffffffff81cec000 T dal_aux_engine_get_engine_type
-ffffffff81cec030 T dal_aux_engine_acquire
-ffffffff81cec0d0 T dal_aux_engine_submit_request
-ffffffff81cec1b0 t read_command
-ffffffff81cec570 t write_command
-ffffffff81cec930 T dal_aux_engine_construct
-ffffffff81cec970 T dal_aux_engine_destruct
-ffffffff81ced000 T dal_i2caux_dce100_create
-ffffffff81cee000 T dal_aux_engine_dce110_create
-ffffffff81cee0e0 t release_engine
-ffffffff81cee160 t destroy
-ffffffff81cee1c0 t acquire_engine
-ffffffff81cee380 t submit_channel_request
-ffffffff81cee910 t process_channel_reply
-ffffffff81cee9f0 t read_channel_reply
-ffffffff81ceebd0 t get_channel_status
-ffffffff81ceecf0 t is_engine_available
-ffffffff81cef000 T dal_i2c_hw_engine_dce110_create
-ffffffff81cef1a0 t release_engine
-ffffffff81cef370 t destroy
-ffffffff81cef3d0 t get_speed
-ffffffff81cef450 t set_speed
-ffffffff81cef590 t setup_engine
-ffffffff81cef770 t submit_channel_request
-ffffffff81cefd30 t process_channel_reply
-ffffffff81cefe30 t get_channel_status
-ffffffff81cefec0 t get_hw_buffer_available_size
-ffffffff81cefef0 t get_transaction_timeout
-ffffffff81cf0000 T dal_i2c_sw_engine_dce110_create
-ffffffff81cf00f0 t release_engine
-ffffffff81cf0120 t destroy
-ffffffff81cf0180 t acquire_engine
-ffffffff81cf1000 T dal_i2caux_dce110_construct
-ffffffff81cf11d0 T dal_i2caux_dce110_create
-ffffffff81cf1280 t destroy
-ffffffff81cf12e0 t acquire_i2c_hw_engine
-ffffffff81cf1370 t release_engine
-ffffffff81cf2000 T dal_i2caux_dce112_create
-ffffffff81cf3000 T dal_i2caux_dce120_create
-ffffffff81cf4000 T dal_i2c_hw_engine_dce80_create
-ffffffff81cf4170 t release_engine
-ffffffff81cf42c0 t destroy
-ffffffff81cf4320 t get_speed
-ffffffff81cf4380 t set_speed
-ffffffff81cf4410 t setup_engine
-ffffffff81cf4510 t submit_channel_request
-ffffffff81cf4800 t process_channel_reply
-ffffffff81cf48c0 t get_channel_status
-ffffffff81cf4940 t get_hw_buffer_available_size
-ffffffff81cf4970 t get_transaction_timeout
-ffffffff81cf5000 T dal_i2c_sw_engine_dce80_create
-ffffffff81cf50f0 t release_engine
-ffffffff81cf5120 t destroy
-ffffffff81cf5180 t acquire_engine
-ffffffff81cf6000 T dal_i2caux_dce80_create
-ffffffff81cf63c0 t destroy
-ffffffff81cf6420 t acquire_i2c_hw_engine
-ffffffff81cf64d0 t release_engine
-ffffffff81cf7000 T dal_i2caux_dcn10_create
-ffffffff81cf8000 T dal_i2caux_diag_fpga_create
-ffffffff81cf80a0 t destroy
-ffffffff81cf9000 T dal_i2caux_construct_engine
-ffffffff81cf9030 T dal_i2caux_destruct_engine
-ffffffff81cfa000 T dal_i2c_engine_acquire
-ffffffff81cfa0b0 T dal_i2c_engine_setup_i2c_engine
-ffffffff81cfa0e0 T dal_i2c_engine_submit_channel_request
-ffffffff81cfa110 T dal_i2c_engine_process_channel_reply
-ffffffff81cfa140 T dal_i2c_engine_construct
-ffffffff81cfa180 T dal_i2c_engine_destruct
-ffffffff81cfb000 T dal_i2c_generic_hw_engine_get_engine_type
-ffffffff81cfb030 T dal_i2c_generic_hw_engine_submit_request
-ffffffff81cfb250 T dal_i2c_generic_hw_engine_get_transaction_timeout
-ffffffff81cfb2b0 T dal_i2c_generic_hw_engine_construct
-ffffffff81cfb2c0 T dal_i2c_generic_hw_engine_destruct
-ffffffff81cfc000 T dal_i2c_hw_engine_get_engine_type
-ffffffff81cfc030 T dal_i2c_hw_engine_submit_request
-ffffffff81cfc1c0 T dal_i2c_hw_engine_acquire_engine
-ffffffff81cfc240 T dal_i2c_hw_engine_wait_on_operation_result
-ffffffff81cfc2d0 T dal_i2c_hw_engine_construct
-ffffffff81cfc310 T dal_i2c_hw_engine_destruct
-ffffffff81cfd000 T dal_i2c_sw_engine_get_engine_type
-ffffffff81cfd030 T dal_i2c_sw_engine_submit_request
-ffffffff81cfd170 T dal_i2c_sw_engine_get_speed
-ffffffff81cfd1a0 T dal_i2c_sw_engine_set_speed
-ffffffff81cfd230 T dal_i2caux_i2c_sw_engine_acquire_engine
-ffffffff81cfd290 T dal_i2c_sw_engine_submit_channel_request
-ffffffff81cfd9b0 T dal_i2c_sw_engine_get_channel_status
-ffffffff81cfd9e0 T dal_i2c_sw_engine_destruct
-ffffffff81cfd9f0 T dal_i2c_sw_engine_construct
-ffffffff81cfdaa0 T dal_i2c_sw_engine_create
-ffffffff81cfdbd0 t write_byte
-ffffffff81cfddf0 t destroy
-ffffffff81cfde40 t release_engine
-ffffffff81cfe000 T dal_i2caux_create
-ffffffff81cfe0b0 T dal_i2caux_submit_i2c_command
-ffffffff81cfe2d0 T dal_i2caux_submit_aux_command
-ffffffff81cfe4c0 T dal_i2caux_configure_aux
-ffffffff81cfe540 T dal_i2caux_destroy
-ffffffff81cfe5c0 T dal_i2caux_get_reference_clock
-ffffffff81cfe650 T dal_i2caux_acquire_i2c_sw_engine
-ffffffff81cfe710 T dal_i2caux_acquire_aux_engine
-ffffffff81cfe7c0 T dal_i2caux_release_engine
-ffffffff81cfe810 T dal_i2caux_construct
-ffffffff81cfe950 T dal_i2caux_destruct
-ffffffff81cff000 T dal_irq_service_dummy_set
-ffffffff81cff050 T dal_irq_service_dummy_ack
-ffffffff81cff0a0 T dce110_vblank_set
-ffffffff81cff170 T to_dal_irq_source_dce110
-ffffffff81cff2f0 T dal_irq_service_dce110_create
-ffffffff81cff370 t hpd_ack
-ffffffff81d00000 T dal_irq_service_dce120_create
-ffffffff81d00080 t hpd_ack
-ffffffff81d01000 T dal_irq_service_dce80_create
-ffffffff81d01080 t hpd_ack
-ffffffff81d02000 T to_dal_irq_source_dcn10
-ffffffff81d020f0 T dal_irq_service_dcn10_create
-ffffffff81d02170 t hpd_ack
-ffffffff81d03000 T dal_irq_service_construct
-ffffffff81d03070 T dal_irq_service_destroy
-ffffffff81d030f0 T find_irq_source_info
-ffffffff81d03130 T dal_irq_service_set_generic
-ffffffff81d031b0 T dal_irq_service_set
-ffffffff81d03320 T dal_irq_service_ack
-ffffffff81d03410 T dal_irq_service_ack_generic
-ffffffff81d03480 T dal_irq_service_to_irq_source
-ffffffff81d04000 T virtual_link_encoder_construct
-ffffffff81d04060 t virtual_link_encoder_validate_output_with_stream
-ffffffff81d04090 t virtual_link_encoder_hw_init
-ffffffff81d040c0 t virtual_link_encoder_setup
-ffffffff81d040f0 t virtual_link_encoder_enable_tmds_output
-ffffffff81d04120 t virtual_link_encoder_enable_dp_output
-ffffffff81d04150 t virtual_link_encoder_enable_dp_mst_output
-ffffffff81d04180 t virtual_link_encoder_disable_output
-ffffffff81d041b0 t virtual_link_encoder_dp_set_lane_settings
-ffffffff81d041e0 t virtual_link_encoder_dp_set_phy_pattern
-ffffffff81d04210 t virtual_link_encoder_update_mst_stream_allocation_table
-ffffffff81d04240 t virtual_link_encoder_connect_dig_be_to_fe
-ffffffff81d04270 t virtual_link_encoder_destroy
-ffffffff81d05000 T virtual_stream_encoder_construct
-ffffffff81d05050 T virtual_stream_encoder_create
-ffffffff81d05100 t virtual_stream_encoder_dp_set_stream_attribute
-ffffffff81d05130 t virtual_stream_encoder_hdmi_set_stream_attribute
-ffffffff81d05160 t virtual_stream_encoder_dvi_set_stream_attribute
-ffffffff81d05190 t virtual_stream_encoder_set_mst_bandwidth
-ffffffff81d051c0 t virtual_stream_encoder_update_hdmi_info_packets
-ffffffff81d051f0 t virtual_stream_encoder_stop_hdmi_info_packets
-ffffffff81d05220 t virtual_stream_encoder_update_dp_info_packets
-ffffffff81d05250 t virtual_stream_encoder_stop_dp_info_packets
-ffffffff81d05280 t virtual_stream_encoder_dp_blank
-ffffffff81d052b0 t virtual_stream_encoder_dp_unblank
-ffffffff81d052e0 t virtual_audio_mute_control
-ffffffff81d05310 t virtual_stream_encoder_set_avmute
-ffffffff81d06000 T setup_x_points_distribution
-ffffffff81d06160 T precompute_pq
-ffffffff81d06370 t compute_pq
-ffffffff81d06540 T precompute_de_pq
-ffffffff81d06830 T mod_color_calculate_regamma_params
-ffffffff81d06b70 t build_evenly_distributed_points
-ffffffff81d06cd0 t scale_gamma
-ffffffff81d06e60 t scale_gamma_dx
-ffffffff81d074c0 t build_pq
-ffffffff81d075f0 t map_regamma_hw_to_x_user
-ffffffff81d07d10 t apply_lut_1d
-ffffffff81d08010 T calculate_user_regamma_coeff
-ffffffff81d082d0 t translate_from_linear_space_ex
-ffffffff81d08500 T calculate_user_regamma_ramp
-ffffffff81d08cf0 T mod_color_calculate_degamma_params
-ffffffff81d09010 t build_degamma
-ffffffff81d09370 T mod_color_calculate_curve
-ffffffff81d099d0 T mod_color_calculate_degamma_curve
-ffffffff81d09fe0 t build_coefficients
-ffffffff81d0a150 t calculate_mapped_value
-ffffffff81d0b000 T mod_freesync_create
-ffffffff81d0b220 T mod_freesync_destroy
-ffffffff81d0b2c0 T mod_freesync_add_stream
-ffffffff81d0b5b0 T mod_freesync_remove_stream
-ffffffff81d0b6e0 T mod_freesync_handle_v_update
-ffffffff81d0bba0 t set_freesync_on_streams
-ffffffff81d0c210 T mod_freesync_update_state
-ffffffff81d0c460 T mod_freesync_get_state
-ffffffff81d0c580 T mod_freesync_set_user_enable
-ffffffff81d0c720 T mod_freesync_get_user_enable
-ffffffff81d0c7f0 T mod_freesync_get_static_ramp_active
-ffffffff81d0c8b0 T mod_freesync_override_min_max
-ffffffff81d0ca70 t calc_freesync_range
-ffffffff81d0cd20 t update_stream
-ffffffff81d0cec0 T mod_freesync_get_min_max
-ffffffff81d0cfa0 T mod_freesync_get_vmin_vmax
-ffffffff81d0d080 T mod_freesync_get_v_position
-ffffffff81d0d170 T mod_freesync_notify_mode_change
-ffffffff81d0d320 T mod_freesync_pre_update_plane_addresses
-ffffffff81d0d720 T mod_freesync_get_settings
-ffffffff81d0e000 T amdgpu_acpi_is_pcie_performance_request_supported
-ffffffff81d0e040 T amdgpu_acpi_pcie_notify_device_ready
-ffffffff81d0e130 T amdgpu_acpi_pcie_performance_request
-ffffffff81d0e5d0 T amdgpu_acpi_init
-ffffffff81d0ec20 t amdgpu_acpi_event
-ffffffff81d0eec0 T amdgpu_acpi_fini
-ffffffff81d0f000 T amdgpu_afmt_acr
-ffffffff81d10000 T amdgpu_amdkfd_init
-ffffffff81d10040 T amdgpu_amdkfd_fini
-ffffffff81d10080 T amdgpu_amdkfd_device_probe
-ffffffff81d100f0 T amdgpu_amdkfd_gfx_8_0_get_functions
-ffffffff81d10120 T amdgpu_amdkfd_gfx_9_0_get_functions
-ffffffff81d10150 T amdgpu_amdkfd_device_init
-ffffffff81d10360 T amdgpu_amdkfd_device_fini
-ffffffff81d103c0 T amdgpu_amdkfd_interrupt
-ffffffff81d10400 T amdgpu_amdkfd_suspend
-ffffffff81d10440 T amdgpu_amdkfd_resume
-ffffffff81d10490 T amdgpu_amdkfd_pre_reset
-ffffffff81d104e0 T amdgpu_amdkfd_post_reset
-ffffffff81d10530 T amdgpu_amdkfd_gpu_reset
-ffffffff81d10540 T alloc_gtt_mem
-ffffffff81d107d0 t amdgpu_bo_reserve
-ffffffff81d10970 t amdgpu_bo_unreserve
-ffffffff81d10a60 T free_gtt_mem
-ffffffff81d10ad0 T get_local_mem_info
-ffffffff81d10af0 T get_gpu_clock_counter
-ffffffff81d10b30 T get_max_engine_clock_in_mhz
-ffffffff81d10bb0 T get_cu_info
-ffffffff81d10cc0 T amdgpu_amdkfd_get_vram_usage
-ffffffff81d10ce0 T amdgpu_amdkfd_submit_ib
-ffffffff81d10e80 T amdgpu_amdkfd_set_compute_idle
-ffffffff81d10ee0 T amdgpu_amdkfd_is_kfd_vmid
-ffffffff81d10f20 T amdkfd_fence_check_mm
-ffffffff81d10f50 T amdgpu_amdkfd_unreserve_system_memory_limit
-ffffffff81d10f80 T amdgpu_amdkfd_gpuvm_destroy_cb
-ffffffff81d10fb0 T to_amdgpu_amdkfd_fence
-ffffffff81d10fe0 T amdgpu_amdkfd_evict_userptr
-ffffffff81d11010 T amdgpu_amdkfd_gfx_7_get_functions
-ffffffff81d12000 T amdgpu_atombios_lookup_i2c_gpio
-ffffffff81d12240 T amdgpu_atombios_i2c_init
-ffffffff81d124e0 T amdgpu_atombios_lookup_gpio
-ffffffff81d125f0 T amdgpu_atombios_has_dce_engine_info
-ffffffff81d12670 T amdgpu_atombios_get_connector_info_from_object_table
-ffffffff81d12f30 T amdgpu_atombios_get_clock_info
-ffffffff81d13230 T amdgpu_atombios_get_gfx_info
-ffffffff81d132f0 T amdgpu_atombios_get_vram_width
-ffffffff81d13370 T amdgpu_atombios_get_asic_ss_info
-ffffffff81d13700 T amdgpu_atombios_get_clock_dividers
-ffffffff81d13920 T amdgpu_atombios_get_memory_pll_dividers
-ffffffff81d13a60 T amdgpu_atombios_set_engine_dram_timings
-ffffffff81d13ad0 T amdgpu_atombios_get_default_voltages
-ffffffff81d13b90 T amdgpu_atombios_get_max_vddc
-ffffffff81d13c60 T amdgpu_atombios_get_leakage_vddc_based_on_leakage_idx
-ffffffff81d13c80 T amdgpu_atombios_get_leakage_id_from_vbios
-ffffffff81d13d40 T amdgpu_atombios_get_leakage_vddc_based_on_leakage_params
-ffffffff81d13f30 T amdgpu_atombios_get_voltage_evv
-ffffffff81d13ff0 T amdgpu_atombios_get_svi2_info
-ffffffff81d140d0 T amdgpu_atombios_is_voltage_gpio
-ffffffff81d141b0 T amdgpu_atombios_get_voltage_table
-ffffffff81d14300 T amdgpu_atombios_init_mc_reg_table
-ffffffff81d14570 T amdgpu_atombios_has_gpu_virtualization_table
-ffffffff81d145c0 T amdgpu_atombios_scratch_regs_lock
-ffffffff81d14620 T amdgpu_atombios_scratch_regs_engine_hung
-ffffffff81d14680 T amdgpu_atombios_scratch_need_asic_init
-ffffffff81d146d0 T amdgpu_atombios_copy_swap
-ffffffff81d146e0 T amdgpu_atombios_fini
-ffffffff81d14780 T amdgpu_atombios_init
-ffffffff81d14a20 t cail_reg_read
-ffffffff81d14a40 t cail_reg_write
-ffffffff81d14a60 t cail_ioreg_read
-ffffffff81d14a80 t cail_ioreg_write
-ffffffff81d14aa0 t cail_mc_read
-ffffffff81d14ad0 t cail_mc_write
-ffffffff81d14b00 t cail_pll_read
-ffffffff81d14b30 t cail_pll_write
-ffffffff81d15000 T amdgpu_atomfirmware_gpu_supports_virtualization
-ffffffff81d15070 T amdgpu_atomfirmware_scratch_regs_init
-ffffffff81d150e0 T amdgpu_atomfirmware_allocate_fb_scratch
-ffffffff81d151e0 T amdgpu_atomfirmware_get_vram_width
-ffffffff81d15260 T amdgpu_atomfirmware_get_vram_type
-ffffffff81d15330 T amdgpu_atomfirmware_get_clock_info
-ffffffff81d154e0 T amdgpu_atomfirmware_get_gfx_info
-ffffffff81d16000 T amdgpu_benchmark
-ffffffff81d16940 t amdgpu_benchmark_move
-ffffffff81d16c60 t amdgpu_bo_reserve
-ffffffff81d16ea0 t amdgpu_bo_unreserve
-ffffffff81d17000 T amdgpu_read_bios
-ffffffff81d17240 T amdgpu_get_bios
-ffffffff81d17730 t igp_read_bios_from_vram
-ffffffff81d18000 T amdgpu_bo_list_create
-ffffffff81d18220 T amdgpu_bo_list_get
-ffffffff81d18280 T amdgpu_bo_list_get_list
-ffffffff81d18400 T amdgpu_bo_list_put
-ffffffff81d184a0 T amdgpu_bo_create_list_entry_array
-ffffffff81d185f0 T amdgpu_bo_list_ioctl
-ffffffff81d19000 T amdgpu_cgs_create_device
-ffffffff81d19080 T amdgpu_cgs_destroy_device
-ffffffff81d190a0 t amdgpu_cgs_read_register
-ffffffff81d190c0 t amdgpu_cgs_write_register
-ffffffff81d190e0 t amdgpu_cgs_read_ind_register
-ffffffff81d191c0 t amdgpu_cgs_write_ind_register
-ffffffff81d19280 t amdgpu_cgs_get_firmware_info
-ffffffff81d1a000 T amdgpu_connector_hotplug
-ffffffff81d1a0f0 T amdgpu_connector_get_monitor_bpc
-ffffffff81d1a390 T amdgpu_connector_edid
-ffffffff81d1a440 T amdgpu_connector_encoder_get_dp_bridge_encoder_id
-ffffffff81d1a520 T amdgpu_connector_is_dp12_capable
-ffffffff81d1a610 T amdgpu_connector_add
-ffffffff81d1b140 t amdgpu_connector_dp_detect
-ffffffff81d1b380 t amdgpu_connector_dvi_force
-ffffffff81d1b3c0 t amdgpu_connector_set_property
-ffffffff81d1b7f0 t amdgpu_connector_unregister
-ffffffff81d1b850 t amdgpu_connector_destroy
-ffffffff81d1b8c0 t amdgpu_connector_best_single_encoder
-ffffffff81d1b970 t amdgpu_connector_update_scratch_regs
-ffffffff81d1bac0 t amdgpu_connector_find_encoder
-ffffffff81d1bb90 t amdgpu_connector_dp_get_modes
-ffffffff81d1bf50 t amdgpu_connector_dp_mode_valid
-ffffffff81d1c0c0 t amdgpu_connector_dvi_encoder
-ffffffff81d1c280 t amdgpu_connector_get_edid
-ffffffff81d1c3c0 t amdgpu_connector_add_common_modes
-ffffffff81d1c4b0 t amdgpu_connector_set_lcd_property
-ffffffff81d1c560 t amdgpu_connector_vga_detect
-ffffffff81d1c6d0 t amdgpu_connector_vga_get_modes
-ffffffff81d1c740 t amdgpu_connector_vga_mode_valid
-ffffffff81d1c7a0 t amdgpu_connector_dvi_detect
-ffffffff81d1cb80 t amdgpu_connector_dvi_mode_valid
-ffffffff81d1ccc0 t amdgpu_connector_lvds_detect
-ffffffff81d1cd60 t amdgpu_connector_lvds_get_modes
-ffffffff81d1cfb0 t amdgpu_connector_lvds_mode_valid
-ffffffff81d1e000 T amdgpu_cs_report_moved_bytes
-ffffffff81d1e070 T amdgpu_cs_ioctl
-ffffffff81d1ffa0 T amdgpu_cs_wait_ioctl
-ffffffff81d20150 T amdgpu_cs_fence_to_handle_ioctl
-ffffffff81d20390 t amdgpu_cs_get_fence
-ffffffff81d20440 T amdgpu_cs_wait_fences_ioctl
-ffffffff81d20820 T amdgpu_cs_find_mapping
-ffffffff81d20920 t amdgpu_cs_validate
-ffffffff81d20bc0 t amdgpu_cs_bo_validate
-ffffffff81d21000 T amdgpu_ctx_ioctl
-ffffffff81d216f0 T amdgpu_ctx_get
-ffffffff81d21770 T amdgpu_ctx_put
-ffffffff81d21910 t kref_put
-ffffffff81d21960 T amdgpu_ctx_add_fence
-ffffffff81d21b50 T amdgpu_ctx_get_fence
-ffffffff81d21c40 T amdgpu_ctx_priority_override
-ffffffff81d21d00 T amdgpu_ctx_wait_prev_fence
-ffffffff81d21db0 T amdgpu_ctx_mgr_init
-ffffffff81d21df0 T amdgpu_ctx_mgr_entity_flush
-ffffffff81d21f20 T amdgpu_ctx_mgr_entity_fini
-ffffffff81d22050 T amdgpu_ctx_mgr_fini
-ffffffff81d22110 t amdgpu_ctx_fini
-ffffffff81d22250 t dma_fence_release
-ffffffff81d23000 T amdgpu_debugfs_add_files
-ffffffff81d230c0 T amdgpu_debugfs_init
-ffffffff81d230f0 T amdgpu_debugfs_regs_init
-ffffffff81d23120 T amdgpu_debugfs_regs_cleanup
-ffffffff81d24000 T amdgpu_device_is_px
-ffffffff81d24040 T amdgpu_mm_rreg
-ffffffff81d24150 T amdgpu_mm_rreg8
-ffffffff81d241a0 T amdgpu_mm_wreg8
-ffffffff81d241f0 T amdgpu_mm_wreg
-ffffffff81d24350 T amdgpu_io_rreg
-ffffffff81d243c0 T amdgpu_io_wreg
-ffffffff81d244a0 T amdgpu_mm_rdoorbell
-ffffffff81d24500 T amdgpu_mm_wdoorbell
-ffffffff81d24540 T amdgpu_mm_rdoorbell64
-ffffffff81d245a0 T amdgpu_mm_wdoorbell64
-ffffffff81d245e0 T amdgpu_device_program_register_sequence
-ffffffff81d24780 T amdgpu_device_pci_config_reset
-ffffffff81d247b0 T amdgpu_device_wb_get
-ffffffff81d24860 T amdgpu_device_wb_free
-ffffffff81d248a0 T amdgpu_device_vram_location
-ffffffff81d24900 T amdgpu_device_gart_location
-ffffffff81d24a20 T amdgpu_device_resize_fb_bar
-ffffffff81d24a90 T amdgpu_device_need_post
-ffffffff81d24ba0 T amdgpu_device_ip_set_clockgating_state
-ffffffff81d24c90 T amdgpu_device_ip_set_powergating_state
-ffffffff81d24d80 T amdgpu_device_ip_get_clockgating_state
-ffffffff81d24e20 T amdgpu_device_ip_wait_for_idle
-ffffffff81d24ec0 T amdgpu_device_ip_is_idle
-ffffffff81d24f50 T amdgpu_device_ip_get_ip_block
-ffffffff81d24fd0 T amdgpu_device_ip_block_version_cmp
-ffffffff81d25070 T amdgpu_device_ip_block_add
-ffffffff81d250d0 T amdgpu_device_ip_suspend
-ffffffff81d25110 t amdgpu_device_ip_suspend_phase1
-ffffffff81d25260 t amdgpu_device_ip_suspend_phase2
-ffffffff81d254a0 T amdgpu_device_asic_has_dc_support
-ffffffff81d25500 T amdgpu_device_has_dc_support
-ffffffff81d25570 T amdgpu_device_init
-ffffffff81d26c20 t amdgpu_invalid_rreg
-ffffffff81d26c50 t amdgpu_invalid_wreg
-ffffffff81d26c80 t amdgpu_block_invalid_rreg
-ffffffff81d26cc0 t amdgpu_block_invalid_wreg
-ffffffff81d26d00 t amdgpu_device_ip_late_init_func_handler
-ffffffff81d26d60 t amdgpu_device_ip_late_init
-ffffffff81d27030 T amdgpu_device_fini
-ffffffff81d27550 T amdgpu_device_suspend
-ffffffff81d277b0 t amdgpu_bo_reserve
-ffffffff81d27950 t amdgpu_bo_unreserve
-ffffffff81d27a40 T amdgpu_device_resume
-ffffffff81d27dc0 T amdgpu_device_gpu_recover
-ffffffff81d28860 t __delayed_work_tick
-ffffffff81d28880 t amdgpu_device_handle_vram_lost
-ffffffff81d29000 T amdgpu_display_crtc_page_flip_target
-ffffffff81d29440 t amdgpu_display_flip_work_func
-ffffffff81d29660 t amdgpu_display_unpin_work_func
-ffffffff81d29700 t amdgpu_bo_reserve
-ffffffff81d29940 T amdgpu_display_supported_domains
-ffffffff81d299a0 t amdgpu_bo_unreserve
-ffffffff81d29a90 T amdgpu_display_crtc_set_config
-ffffffff81d29b50 T amdgpu_display_print_display_setup
-ffffffff81d29bd0 T amdgpu_display_ddc_probe
-ffffffff81d29c90 T amdgpu_display_framebuffer_init
-ffffffff81d29d00 T amdgpu_display_user_framebuffer_create
-ffffffff81d29e50 T amdgpu_display_modeset_create_props
-ffffffff81d2a020 T amdgpu_display_update_priority
-ffffffff81d2a060 T amdgpu_display_crtc_scaling_mode_fixup
-ffffffff81d2a320 T amdgpu_display_get_crtc_scanoutpos
-ffffffff81d2a4f0 T amdgpu_display_crtc_idx_to_irq_type
-ffffffff81d2a530 t __delayed_work_tick
-ffffffff81d2a550 t amdgpu_display_flip_handle_fence
-ffffffff81d2a720 t amdgpu_display_flip_callback
-ffffffff81d2b000 T amdgpu_dpm_print_class_info
-ffffffff81d2b2c0 T amdgpu_dpm_print_cap_info
-ffffffff81d2b340 T amdgpu_dpm_print_ps_status
-ffffffff81d2b3d0 T amdgpu_dpm_get_active_displays
-ffffffff81d2b470 T amdgpu_dpm_get_vblank_time
-ffffffff81d2b530 T amdgpu_dpm_get_vrefresh
-ffffffff81d2b5c0 T amdgpu_calculate_u_and_p
-ffffffff81d2b630 T amdgpu_calculate_at
-ffffffff81d2b6e0 T amdgpu_is_uvd_state
-ffffffff81d2b710 T amdgpu_is_internal_thermal_sensor
-ffffffff81d2b750 T amdgpu_get_platform_caps
-ffffffff81d2b7f0 T amdgpu_parse_extended_power_table
-ffffffff81d2c870 T amdgpu_free_extended_power_table
-ffffffff81d2c980 T amdgpu_add_thermal_controller
-ffffffff81d2cba0 T amdgpu_get_pcie_gen_support
-ffffffff81d2cbf0 T amdgpu_get_pcie_lane_support
-ffffffff81d2cc50 T amdgpu_encode_pci_lane_width
-ffffffff81d2cc90 T amdgpu_get_vce_clock_state
-ffffffff81d2d000 t amdgpu_get_crtc_scanout_position
-ffffffff81d2e000 T amdgpu_link_encoder_connector
-ffffffff81d2e0d0 T amdgpu_encoder_set_active_device
-ffffffff81d2e130 T amdgpu_get_connector_for_encoder
-ffffffff81d2e1b0 T amdgpu_get_connector_for_encoder_init
-ffffffff81d2e230 T amdgpu_get_external_encoder
-ffffffff81d2e2b0 T amdgpu_encoder_get_dp_bridge_encoder_id
-ffffffff81d2e340 T amdgpu_panel_mode_fixup
-ffffffff81d2e4c0 T amdgpu_dig_monitor_is_duallink
-ffffffff81d2f000 T amdgpu_align_pitch
-ffffffff81d2f050 T amdgpu_fbdev_init
-ffffffff81d2f190 T amdgpu_burner_cb
-ffffffff81d2f1b0 T amdgpu_fbdev_fini
-ffffffff81d2f2b0 T amdgpu_fbdev_set_suspend
-ffffffff81d2f2f0 T amdgpu_fbdev_total_size
-ffffffff81d2f340 T amdgpu_fbdev_robj_is_fb
-ffffffff81d2f390 T amdgpu_burner
-ffffffff81d2f410 t amdgpufb_create
-ffffffff81d2f770 t amdgpu_bo_reserve
-ffffffff81d2f9b0 t amdgpu_bo_unreserve
-ffffffff81d30000 T amdgpu_fence_slab_init
-ffffffff81d30060 T amdgpu_fence_slab_fini
-ffffffff81d30080 T amdgpu_fence_emit
-ffffffff81d30240 T amdgpu_fence_emit_polling
-ffffffff81d302b0 T amdgpu_fence_process
-ffffffff81d304a0 T amdgpu_fence_wait_empty
-ffffffff81d30560 T amdgpu_fence_wait_polling
-ffffffff81d30600 T amdgpu_fence_count_emitted
-ffffffff81d30640 T amdgpu_fence_driver_start_ring
-ffffffff81d30720 T amdgpu_fence_driver_init_ring
-ffffffff81d30890 t amdgpu_fence_fallback
-ffffffff81d308a0 T amdgpu_fence_driver_init
-ffffffff81d308d0 T amdgpu_debugfs_fence_init
-ffffffff81d30900 T amdgpu_fence_driver_fini
-ffffffff81d30a40 T amdgpu_fence_driver_force_completion
-ffffffff81d30a60 T amdgpu_fence_driver_suspend
-ffffffff81d30b00 T amdgpu_fence_driver_resume
-ffffffff81d30b80 t amdgpu_fence_get_driver_name
-ffffffff81d30bb0 t amdgpu_fence_get_timeline_name
-ffffffff81d30bf0 t amdgpu_fence_enable_signaling
-ffffffff81d30c70 t amdgpu_fence_release
-ffffffff81d31000 T amdgpu_gart_table_vram_alloc
-ffffffff81d310a0 T amdgpu_gart_table_vram_pin
-ffffffff81d31170 t amdgpu_bo_reserve
-ffffffff81d313b0 t amdgpu_bo_unreserve
-ffffffff81d314a0 T amdgpu_gart_table_vram_unpin
-ffffffff81d31520 T amdgpu_gart_table_vram_free
-ffffffff81d31560 T amdgpu_gart_unbind
-ffffffff81d31640 T amdgpu_gart_map
-ffffffff81d31700 T amdgpu_gart_bind
-ffffffff81d31820 T amdgpu_gart_init
-ffffffff81d31880 T amdgpu_gart_fini
-ffffffff81d32000 T amdgpu_gem_object_free
-ffffffff81d32050 T amdgpu_gem_object_create
-ffffffff81d32170 T amdgpu_gem_force_release
-ffffffff81d32190 T amdgpu_gem_object_open
-ffffffff81d32240 t amdgpu_bo_reserve
-ffffffff81d323f0 t amdgpu_bo_unreserve
-ffffffff81d324e0 T amdgpu_gem_object_close
-ffffffff81d326e0 T amdgpu_gem_create_ioctl
-ffffffff81d32940 T amdgpu_gem_userptr_ioctl
-ffffffff81d32990 T amdgpu_mode_dumb_mmap
-ffffffff81d32a20 T amdgpu_gem_mmap_ioctl
-ffffffff81d32ac0 T amdgpu_gem_timeout
-ffffffff81d32bb0 T amdgpu_gem_wait_idle_ioctl
-ffffffff81d32c70 T amdgpu_gem_metadata_ioctl
-ffffffff81d32da0 T amdgpu_gem_va_ioctl
-ffffffff81d33120 T amdgpu_gem_op_ioctl
-ffffffff81d332a0 T amdgpu_mode_dumb_create
-ffffffff81d33440 T amdgpu_debugfs_gem_init
-ffffffff81d34000 T amdgpu_gfx_scratch_get
-ffffffff81d34080 T amdgpu_gfx_scratch_free
-ffffffff81d340c0 T amdgpu_gfx_parse_disable_cu
-ffffffff81d340e0 T amdgpu_gfx_compute_queue_acquire
-ffffffff81d343a0 T amdgpu_gfx_kiq_init_ring
-ffffffff81d345c0 T amdgpu_gfx_kiq_free_ring
-ffffffff81d345f0 T amdgpu_gfx_kiq_fini
-ffffffff81d34610 T amdgpu_gfx_kiq_init
-ffffffff81d34950 T amdgpu_gfx_compute_mqd_sw_init
-ffffffff81d34b90 T amdgpu_gfx_compute_mqd_sw_fini
-ffffffff81d35000 T amdgpu_gtt_mgr_has_gart_addr
-ffffffff81d35040 T amdgpu_gtt_mgr_usage
-ffffffff81d35080 T amdgpu_gtt_mgr_recover
-ffffffff81d35120 t amdgpu_gtt_mgr_init
-ffffffff81d351d0 t amdgpu_gtt_mgr_fini
-ffffffff81d35250 t amdgpu_gtt_mgr_new
-ffffffff81d35420 t amdgpu_gtt_mgr_del
-ffffffff81d354c0 t amdgpu_gtt_mgr_debug
-ffffffff81d36000 T amdgpu_bb_set_bits
-ffffffff81d360c0 T amdgpu_bb_set_dir
-ffffffff81d360f0 T amdgpu_bb_read_bits
-ffffffff81d36180 T amdgpu_acquire_bus
-ffffffff81d36360 T amdgpu_release_bus
-ffffffff81d36420 T amdgpu_send_start
-ffffffff81d36440 T amdgpu_send_stop
-ffffffff81d36460 T amdgpu_initiate_xfer
-ffffffff81d36480 T amdgpu_read_byte
-ffffffff81d364a0 T amdgpu_write_byte
-ffffffff81d364c0 T amdgpu_i2c_create
-ffffffff81d36670 T amdgpu_i2c_destroy
-ffffffff81d366f0 T amdgpu_i2c_init
-ffffffff81d36700 T amdgpu_i2c_fini
-ffffffff81d367a0 T amdgpu_i2c_add
-ffffffff81d36950 T amdgpu_i2c_lookup
-ffffffff81d36b10 T amdgpu_i2c_router_select_ddc_port
-ffffffff81d36c90 T amdgpu_i2c_router_select_cd_port
-ffffffff81d37000 T amdgpu_ib_get
-ffffffff81d370e0 T amdgpu_ib_free
-ffffffff81d370f0 T amdgpu_ib_schedule
-ffffffff81d376a0 T amdgpu_ib_pool_init
-ffffffff81d37710 T amdgpu_ib_pool_fini
-ffffffff81d37760 T amdgpu_ib_ring_tests
-ffffffff81d38000 T amdgpu_pasid_alloc
-ffffffff81d38090 T amdgpu_pasid_free
-ffffffff81d380b0 T amdgpu_pasid_free_delayed
-ffffffff81d383d0 t amdgpu_pasid_free_cb
-ffffffff81d38450 T amdgpu_vmid_had_gpu_reset
-ffffffff81d38490 T amdgpu_vmid_grab
-ffffffff81d39090 T amdgpu_vmid_alloc_reserved
-ffffffff81d39190 T amdgpu_vmid_free_reserved
-ffffffff81d39230 T amdgpu_vmid_reset
-ffffffff81d392b0 T amdgpu_vmid_reset_all
-ffffffff81d393d0 T amdgpu_vmid_mgr_init
-ffffffff81d395e0 T amdgpu_vmid_mgr_fini
-ffffffff81d3a000 T amdgpu_ih_ring_init
-ffffffff81d3a220 T amdgpu_ih_ring_fini
-ffffffff81d3a2c0 T amdgpu_ih_process
-ffffffff81d3a450 T amdgpu_ih_add_fault
-ffffffff81d3a590 T amdgpu_ih_clear_fault
-ffffffff81d3b000 T amdgpu_irq_disable_all
-ffffffff81d3b110 T amdgpu_irq_handler
-ffffffff81d3b150 T amdgpu_msi_ok
-ffffffff81d3b180 T amdgpu_irq_init
-ffffffff81d3b2c0 t amdgpu_hotplug_work_func
-ffffffff81d3b330 t amdgpu_irq_reset_work_func
-ffffffff81d3b370 T amdgpu_irq_fini
-ffffffff81d3b4c0 T amdgpu_irq_add_id
-ffffffff81d3b5c0 T amdgpu_irq_dispatch
-ffffffff81d3b660 T amdgpu_irq_update
-ffffffff81d3b710 T amdgpu_irq_enabled
-ffffffff81d3b770 T amdgpu_irq_gpu_reset_resume_helper
-ffffffff81d3b8a0 T amdgpu_irq_get
-ffffffff81d3b9a0 T amdgpu_irq_put
-ffffffff81d3ba90 T amdgpu_irq_add_domain
-ffffffff81d3bae0 T amdgpu_irq_remove_domain
-ffffffff81d3bb00 T amdgpu_irq_create_mapping
-ffffffff81d3c000 T amdgpu_job_alloc
-ffffffff81d3c100 T amdgpu_job_alloc_with_ib
-ffffffff81d3c240 T amdgpu_job_free_resources
-ffffffff81d3c300 T amdgpu_job_free
-ffffffff81d3c400 T amdgpu_job_submit
-ffffffff81d3c530 T amdgpu_job_submit_direct
-ffffffff81d3c5c0 t amdgpu_job_dependency
-ffffffff81d3c6f0 t amdgpu_job_run
-ffffffff81d3c8b0 t amdgpu_job_timedout
-ffffffff81d3c900 t amdgpu_job_free_cb
-ffffffff81d3d000 T amdgpu_probe
-ffffffff81d3d070 T amdgpu_attach
-ffffffff81d3d760 T amdgpu_detach
-ffffffff81d3d830 T amdgpu_activate
-ffffffff81d3d8e0 T amdgpu_driver_lastclose_kms
-ffffffff81d3d8f0 T amdgpu_driver_open_kms
-ffffffff81d3daa0 T amdgpu_driver_postclose_kms
-ffffffff81d3de80 T amdgpu_get_vblank_counter_kms
-ffffffff81d3e010 T amdgpu_enable_vblank_kms
-ffffffff81d3e050 T amdgpu_disable_vblank_kms
-ffffffff81d3e090 t amdgpu_info_ioctl
-ffffffff81d3fb60 T amdgpu_debugfs_firmware_init
-ffffffff81d3fb90 T amdgpu_attachhook
-ffffffff81d3fe70 T amdgpu_forcedetach
-ffffffff81d3ff20 T amdgpu_wsioctl
-ffffffff81d40030 T amdgpu_wsmmap
-ffffffff81d40060 T amdgpu_alloc_screen
-ffffffff81d40090 T amdgpu_free_screen
-ffffffff81d400a0 T amdgpu_show_screen
-ffffffff81d40170 T amdgpu_enter_ddb
-ffffffff81d401d0 T amdgpu_doswitch
-ffffffff81d41000 T amdgpu_bo_is_amdgpu_bo
-ffffffff81d41030 t amdgpu_bo_destroy
-ffffffff81d411c0 T amdgpu_bo_placement_from_domain
-ffffffff81d413b0 T amdgpu_bo_create_reserved
-ffffffff81d416c0 T amdgpu_bo_create
-ffffffff81d41a30 t amdgpu_bo_reserve
-ffffffff81d41c70 T amdgpu_bo_pin
-ffffffff81d41c80 T amdgpu_bo_gpu_offset
-ffffffff81d41e60 T amdgpu_bo_kmap
-ffffffff81d41f10 T amdgpu_bo_unpin
-ffffffff81d420a0 t amdgpu_bo_unreserve
-ffffffff81d42190 T amdgpu_bo_unref
-ffffffff81d421e0 T amdgpu_bo_create_kernel
-ffffffff81d42240 T amdgpu_bo_free_kernel
-ffffffff81d42300 T amdgpu_bo_kunmap
-ffffffff81d42340 t amdgpu_bo_do_create
-ffffffff81d427c0 T amdgpu_bo_backup_to_shadow
-ffffffff81d428a0 T amdgpu_bo_fence
-ffffffff81d428c0 T amdgpu_bo_validate
-ffffffff81d42970 T amdgpu_bo_restore_from_shadow
-ffffffff81d42a50 T amdgpu_bo_kptr
-ffffffff81d42a80 T amdgpu_bo_ref
-ffffffff81d42ac0 T amdgpu_bo_pin_restricted
-ffffffff81d42e00 T amdgpu_bo_get_preferred_pin_domain
-ffffffff81d42e40 T amdgpu_bo_evict_vram
-ffffffff81d42e60 T amdgpu_bo_init
-ffffffff81d42ee0 T amdgpu_bo_late_init
-ffffffff81d42f20 T amdgpu_bo_fini
-ffffffff81d42f60 T amdgpu_bo_set_tiling_flags
-ffffffff81d42fb0 T amdgpu_bo_get_tiling_flags
-ffffffff81d42ff0 T amdgpu_bo_set_metadata
-ffffffff81d43100 T amdgpu_bo_get_metadata
-ffffffff81d431a0 T amdgpu_bo_move_notify
-ffffffff81d43240 T amdgpu_bo_fault_reserve_notify
-ffffffff81d44000 T amdgpu_pll_compute
-ffffffff81d44500 T amdgpu_pll_get_use_mask
-ffffffff81d44570 T amdgpu_pll_get_shared_dp_ppll
-ffffffff81d44620 T amdgpu_pll_get_shared_nondp_ppll
-ffffffff81d45000 T amdgpu_pm_acpi_event_handler
-ffffffff81d45080 T amdgpu_dpm_thermal_work_handler
-ffffffff81d45170 T amdgpu_pm_compute_clocks
-ffffffff81d45750 T amdgpu_dpm_enable_uvd
-ffffffff81d45800 T amdgpu_dpm_enable_vce
-ffffffff81d45920 T amdgpu_pm_print_power_states
-ffffffff81d459d0 T amdgpu_pm_sysfs_init
-ffffffff81d45a00 T amdgpu_pm_sysfs_fini
-ffffffff81d46000 T amdgpu_gem_prime_res_obj
-ffffffff81d46030 T amdgpu_gem_prime_export
-ffffffff81d460b0 T amdgpu_gem_prime_import
-ffffffff81d47000 T psp_wait_for
-ffffffff81d470c0 T psp_gpu_reset
-ffffffff81d47110 t psp_early_init
-ffffffff81d47190 t psp_sw_init
-ffffffff81d47200 t psp_sw_fini
-ffffffff81d472c0 t psp_hw_init
-ffffffff81d47590 t psp_hw_fini
-ffffffff81d476a0 t psp_suspend
-ffffffff81d47720 t psp_resume
-ffffffff81d477d0 t psp_set_clockgating_state
-ffffffff81d47800 t psp_set_powergating_state
-ffffffff81d47830 t psp_check_fw_loading_status
-ffffffff81d478b0 t psp_hw_start
-ffffffff81d47b70 t psp_np_fw_load
-ffffffff81d48000 T amdgpu_queue_mgr_init
-ffffffff81d480c0 T amdgpu_queue_mgr_fini
-ffffffff81d480f0 T amdgpu_queue_mgr_map
-ffffffff81d485c0 t amdgpu_lru_map
-ffffffff81d49000 T amdgpu_ring_alloc
-ffffffff81d490e0 T amdgpu_ring_insert_nop
-ffffffff81d49190 T amdgpu_ring_generic_pad_ib
-ffffffff81d491f0 T amdgpu_ring_commit
-ffffffff81d49310 T amdgpu_ring_lru_touch
-ffffffff81d493a0 T amdgpu_ring_undo
-ffffffff81d493f0 T amdgpu_ring_priority_put
-ffffffff81d494d0 T amdgpu_ring_priority_get
-ffffffff81d49580 T amdgpu_ring_init
-ffffffff81d499c0 T amdgpu_ring_fini
-ffffffff81d49ae0 T amdgpu_ring_lru_get
-ffffffff81d49c90 T amdgpu_ring_emit_reg_write_reg_wait_helper
-ffffffff81d4a000 T amdgpu_sa_bo_manager_init
-ffffffff81d4a180 T amdgpu_sa_bo_manager_fini
-ffffffff81d4a510 T amdgpu_sa_bo_new
-ffffffff81d4ae80 T amdgpu_sa_bo_free
-ffffffff81d4c000 T amdgpu_to_sched_priority
-ffffffff81d4c090 T amdgpu_sched_ioctl
-ffffffff81d4d000 T amdgpu_sync_create
-ffffffff81d4d0b0 T amdgpu_sync_fence
-ffffffff81d4d2d0 T amdgpu_sync_resv
-ffffffff81d4d450 T amdgpu_sync_peek_fence
-ffffffff81d4d750 T amdgpu_sync_get_fence
-ffffffff81d4d940 T amdgpu_sync_clone
-ffffffff81d4dba0 T amdgpu_sync_wait
-ffffffff81d4dd00 T amdgpu_sync_free
-ffffffff81d4de60 T amdgpu_sync_init
-ffffffff81d4dec0 T amdgpu_sync_fini
-ffffffff81d4e000 T amdgpu_test_moves
-ffffffff81d4e890 t amdgpu_bo_reserve
-ffffffff81d4ea40 t amdgpu_bo_unreserve
-ffffffff81d4f000 T amdgpu_ttm_copy_mem_to_mem
-ffffffff81d4f640 t amdgpu_map_buffer
-ffffffff81d4f900 T amdgpu_copy_buffer
-ffffffff81d4fbd0 T amdgpu_ttm_tt_get_user_pages
-ffffffff81d4fc20 T amdgpu_ttm_tt_set_user_pages
-ffffffff81d4fc40 T amdgpu_ttm_tt_mark_user_pages
-ffffffff81d4fc60 T amdgpu_ttm_gart_bind
-ffffffff81d4fd50 T amdgpu_ttm_alloc_gart
-ffffffff81d4ff70 T amdgpu_ttm_tt_pte_flags
-ffffffff81d50000 T amdgpu_ttm_recover_gart
-ffffffff81d500b0 T amdgpu_ttm_tt_set_userptr
-ffffffff81d50130 T amdgpu_ttm_tt_get_usermm
-ffffffff81d50190 T amdgpu_ttm_tt_affect_userptr
-ffffffff81d501e0 T amdgpu_ttm_tt_userptr_invalidated
-ffffffff81d50220 T amdgpu_ttm_tt_userptr_needs_pages
-ffffffff81d50270 T amdgpu_ttm_tt_is_readonly
-ffffffff81d502b0 T amdgpu_ttm_init
-ffffffff81d50a60 T amdgpu_ttm_set_buffer_funcs_status
-ffffffff81d50b90 T amdgpu_ttm_late_init
-ffffffff81d50bb0 T amdgpu_ttm_fini
-ffffffff81d50cc0 T amdgpu_mmap
-ffffffff81d50d10 T amdgpu_fill_buffer
-ffffffff81d51040 t amdgpu_ttm_mem_global_init
-ffffffff81d51050 t amdgpu_ttm_mem_global_release
-ffffffff81d51060 t amdgpu_ttm_tt_create
-ffffffff81d51110 t amdgpu_ttm_tt_populate
-ffffffff81d511b0 t amdgpu_ttm_tt_unpopulate
-ffffffff81d51240 t amdgpu_invalidate_caches
-ffffffff81d51270 t amdgpu_init_mem_type
-ffffffff81d51370 t amdgpu_ttm_bo_eviction_valuable
-ffffffff81d51400 t amdgpu_evict_flags
-ffffffff81d515c0 t amdgpu_bo_move
-ffffffff81d51910 t amdgpu_verify_access
-ffffffff81d519b0 t amdgpu_ttm_io_mem_reserve
-ffffffff81d51a80 t amdgpu_ttm_io_mem_free
-ffffffff81d51ab0 t amdgpu_ttm_io_mem_pfn
-ffffffff81d51b20 t amdgpu_ttm_access_memory
-ffffffff81d51de0 t amdgpu_ttm_backend_bind
-ffffffff81d51f50 t amdgpu_ttm_backend_unbind
-ffffffff81d52000 t amdgpu_ttm_backend_destroy
-ffffffff81d52030 t amdgpu_move_blit
-ffffffff81d52170 t amdgpu_bo_unreserve
-ffffffff81d53000 T amdgpu_ucode_print_mc_hdr
-ffffffff81d53050 T amdgpu_ucode_print_smc_hdr
-ffffffff81d530a0 T amdgpu_ucode_print_gfx_hdr
-ffffffff81d530f0 T amdgpu_ucode_print_rlc_hdr
-ffffffff81d53140 T amdgpu_ucode_print_sdma_hdr
-ffffffff81d53190 T amdgpu_ucode_print_gpu_info_hdr
-ffffffff81d531e0 T amdgpu_ucode_validate
-ffffffff81d53220 T amdgpu_ucode_hdr_version
-ffffffff81d53260 T amdgpu_ucode_get_load_type
-ffffffff81d532e0 T amdgpu_ucode_init_bo
-ffffffff81d536a0 T amdgpu_ucode_fini_bo
-ffffffff81d54000 T amdgpu_uvd_sw_init
-ffffffff81d54430 t amdgpu_uvd_idle_work_handler
-ffffffff81d545f0 T amdgpu_uvd_sw_fini
-ffffffff81d54700 T amdgpu_uvd_entity_init
-ffffffff81d54770 T amdgpu_uvd_suspend
-ffffffff81d548e0 T amdgpu_uvd_resume
-ffffffff81d54a30 T amdgpu_uvd_free_handles
-ffffffff81d54c50 T amdgpu_uvd_get_destroy_msg
-ffffffff81d54d70 T amdgpu_uvd_ring_parse_cs
-ffffffff81d54ea0 t amdgpu_uvd_cs_packets
-ffffffff81d55090 t amdgpu_uvd_cs_pass1
-ffffffff81d551f0 t amdgpu_uvd_cs_pass2
-ffffffff81d55940 T amdgpu_uvd_get_create_msg
-ffffffff81d55a90 t amdgpu_uvd_send_msg
-ffffffff81d55e80 T amdgpu_uvd_ring_begin_use
-ffffffff81d55f50 T amdgpu_uvd_ring_end_use
-ffffffff81d55fc0 T amdgpu_uvd_ring_test_ib
-ffffffff81d561e0 T amdgpu_uvd_used_handles
-ffffffff81d562b0 t __delayed_work_tick
-ffffffff81d562d0 t amdgpu_bo_unreserve
-ffffffff81d57000 T amdgpu_vce_sw_init
-ffffffff81d573c0 t amdgpu_vce_idle_work_handler
-ffffffff81d574c0 T amdgpu_vce_sw_fini
-ffffffff81d575a0 T amdgpu_vce_entity_init
-ffffffff81d57610 T amdgpu_vce_suspend
-ffffffff81d57750 T amdgpu_vce_resume
-ffffffff81d57a00 t amdgpu_bo_unreserve
-ffffffff81d57af0 T amdgpu_vce_ring_begin_use
-ffffffff81d57bf0 T amdgpu_vce_ring_end_use
-ffffffff81d57c60 T amdgpu_vce_free_handles
-ffffffff81d57d10 T amdgpu_vce_get_destroy_msg
-ffffffff81d57fb0 T amdgpu_vce_get_create_msg
-ffffffff81d58340 T amdgpu_vce_ring_parse_cs
-ffffffff81d58c50 t amdgpu_vce_validate_bo
-ffffffff81d58df0 t amdgpu_vce_validate_handle
-ffffffff81d590f0 t amdgpu_vce_cs_reloc
-ffffffff81d59280 T amdgpu_vce_ring_parse_cs_vm
-ffffffff81d59740 T amdgpu_vce_ring_emit_ib
-ffffffff81d598f0 T amdgpu_vce_ring_emit_fence
-ffffffff81d59b90 T amdgpu_vce_ring_test_ring
-ffffffff81d59cf0 T amdgpu_vce_ring_test_ib
-ffffffff81d59e50 t __delayed_work_tick
-ffffffff81d5a000 T amdgpu_vcn_sw_init
-ffffffff81d5a280 t amdgpu_vcn_idle_work_handler
-ffffffff81d5a380 T amdgpu_vcn_sw_fini
-ffffffff81d5a470 T amdgpu_vcn_suspend
-ffffffff81d5a530 T amdgpu_vcn_resume
-ffffffff81d5a620 T amdgpu_vcn_ring_begin_use
-ffffffff81d5a6c0 T amdgpu_vcn_ring_end_use
-ffffffff81d5a710 T amdgpu_vcn_dec_ring_test_ring
-ffffffff81d5a920 T amdgpu_vcn_dec_ring_test_ib
-ffffffff81d5ac30 T amdgpu_vcn_enc_ring_test_ring
-ffffffff81d5ada0 T amdgpu_vcn_enc_ring_test_ib
-ffffffff81d5b330 T amdgpu_vcn_jpeg_ring_test_ring
-ffffffff81d5b540 T amdgpu_vcn_jpeg_ring_test_ib
-ffffffff81d5b850 t __delayed_work_tick
-ffffffff81d5b870 t amdgpu_vcn_dec_send_msg
-ffffffff81d5baf0 t amdgpu_bo_unreserve
-ffffffff81d5c000 T amdgpu_vf_error_put
-ffffffff81d5c0c0 T amdgpu_vf_error_trans_all
-ffffffff81d5d000 T amdgpu_csa_vaddr
-ffffffff81d5d060 T amdgpu_virt_mmio_blocked
-ffffffff81d5d0a0 T amdgpu_allocate_static_csa
-ffffffff81d5d120 T amdgpu_free_static_csa
-ffffffff81d5d140 T amdgpu_map_static_csa
-ffffffff81d5d320 T amdgpu_virt_init_setting
-ffffffff81d5d360 T amdgpu_virt_kiq_rreg
-ffffffff81d5d540 T amdgpu_virt_kiq_wreg
-ffffffff81d5d720 T amdgpu_virt_request_full_gpu
-ffffffff81d5d780 T amdgpu_virt_release_full_gpu
-ffffffff81d5d7e0 T amdgpu_virt_reset_gpu
-ffffffff81d5d840 T amdgpu_virt_wait_reset
-ffffffff81d5d890 T amdgpu_virt_alloc_mm_table
-ffffffff81d5d940 T amdgpu_virt_free_mm_table
-ffffffff81d5d9b0 T amdgpu_virt_fw_reserve_get_checksum
-ffffffff81d5dac0 T amdgpu_virt_init_data_exchange
-ffffffff81d5e000 T amdgpu_vm_get_pd_bo
-ffffffff81d5e060 T amdgpu_vm_validate_pt_bos
-ffffffff81d5e280 T amdgpu_vm_ready
-ffffffff81d5e2b0 T amdgpu_vm_alloc_pts
-ffffffff81d5e3b0 t amdgpu_vm_alloc_levels
-ffffffff81d5eaf0 T amdgpu_vm_check_compute_bug
-ffffffff81d5ebb0 T amdgpu_vm_need_pipeline_sync
-ffffffff81d5ecc0 T amdgpu_vm_flush
-ffffffff81d5f310 T amdgpu_vm_bo_find
-ffffffff81d5f370 T amdgpu_vm_update_directories
-ffffffff81d5f830 t amdgpu_vm_cpu_set_ptes
-ffffffff81d5f900 t amdgpu_vm_do_set_ptes
-ffffffff81d5f9a0 t amdgpu_vm_invalidate_level
-ffffffff81d5fb60 T amdgpu_vm_get_entry
-ffffffff81d5fcc0 T amdgpu_vm_bo_update
-ffffffff81d60240 T amdgpu_vm_clear_freed
-ffffffff81d60460 t amdgpu_vm_bo_update_mapping
-ffffffff81d609d0 T amdgpu_vm_handle_moved
-ffffffff81d60c40 T amdgpu_vm_bo_add
-ffffffff81d60cd0 t amdgpu_vm_bo_base_init
-ffffffff81d60df0 T amdgpu_vm_bo_map
-ffffffff81d60fb0 t amdgpu_vm_bo_insert_map
-ffffffff81d61180 T amdgpu_vm_bo_replace_map
-ffffffff81d612d0 T amdgpu_vm_bo_clear_mappings
-ffffffff81d617e0 T amdgpu_vm_bo_unmap
-ffffffff81d61900 T amdgpu_vm_bo_lookup_mapping
-ffffffff81d61970 T amdgpu_vm_bo_trace_cs
-ffffffff81d619a0 T amdgpu_vm_bo_rmv
-ffffffff81d61b40 T amdgpu_vm_bo_invalidate
-ffffffff81d61d10 T amdgpu_vm_adjust_size
-ffffffff81d61fa0 T amdgpu_vm_init
-ffffffff81d62420 t amdgpu_bo_reserve
-ffffffff81d625c0 t amdgpu_vm_clear_bo
-ffffffff81d62940 t amdgpu_bo_unreserve
-ffffffff81d62a30 T amdgpu_vm_make_compute
-ffffffff81d62bf0 T amdgpu_vm_fini
-ffffffff81d63100 t amdgpu_vm_free_levels
-ffffffff81d632c0 T amdgpu_vm_pasid_fault_credit
-ffffffff81d63350 T amdgpu_vm_manager_init
-ffffffff81d634c0 T amdgpu_vm_manager_fini
-ffffffff81d63520 T amdgpu_vm_ioctl
-ffffffff81d63590 T amdgpu_vm_get_task_info
-ffffffff81d63620 T amdgpu_vm_set_task_info
-ffffffff81d636a0 t amdgpu_vm_frag_ptes
-ffffffff81d63880 t amdgpu_vm_do_copy_ptes
-ffffffff81d638e0 t amdgpu_vm_update_ptes
-ffffffff81d63d40 t amdgpu_vm_add_prt_cb
-ffffffff81d63fd0 t amdgpu_vm_prt_cb
-ffffffff81d65000 T amdgpu_vram_mgr_bo_visible_size
-ffffffff81d65120 T amdgpu_vram_mgr_usage
-ffffffff81d65150 T amdgpu_vram_mgr_vis_usage
-ffffffff81d65180 t amdgpu_vram_mgr_init
-ffffffff81d65210 t amdgpu_vram_mgr_fini
-ffffffff81d65290 t amdgpu_vram_mgr_new
-ffffffff81d655e0 t amdgpu_vram_mgr_del
-ffffffff81d65700 t amdgpu_vram_mgr_debug
-ffffffff81d66000 T amdgpu_atom_execute_table
-ffffffff81d660a0 t amdgpu_atom_execute_table_locked
-ffffffff81d66420 T amdgpu_atom_parse
-ffffffff81d66680 T amdgpu_atom_destroy
-ffffffff81d666c0 T amdgpu_atom_asic_init
-ffffffff81d66830 T amdgpu_atom_parse_data_header
-ffffffff81d668e0 T amdgpu_atom_parse_cmd_header
-ffffffff81d66970 t atom_op_move
-ffffffff81d66b50 t atom_op_and
-ffffffff81d66d20 t atom_op_or
-ffffffff81d66ef0 t atom_op_shift_left
-ffffffff81d67110 t atom_op_shift_right
-ffffffff81d67330 t atom_op_mul
-ffffffff81d67490 t atom_op_div
-ffffffff81d67610 t atom_op_add
-ffffffff81d677e0 t atom_op_sub
-ffffffff81d679c0 t atom_op_setport
-ffffffff81d67b30 t atom_op_setregblock
-ffffffff81d67bf0 t atom_op_setfbbase
-ffffffff81d67cc0 t atom_op_compare
-ffffffff81d67ed0 t atom_op_switch
-ffffffff81d68120 t atom_op_jump
-ffffffff81d683c0 t atom_op_test
-ffffffff81d68590 t atom_op_delay
-ffffffff81d68680 t atom_op_calltable
-ffffffff81d687d0 t atom_op_repeat
-ffffffff81d68800 t atom_op_clear
-ffffffff81d68910 t atom_op_nop
-ffffffff81d68940 t atom_op_eot
-ffffffff81d68970 t atom_op_mask
-ffffffff81d68c40 t atom_op_postcard
-ffffffff81d68ce0 t atom_op_beep
-ffffffff81d68d00 t atom_op_savereg
-ffffffff81d68d30 t atom_op_restorereg
-ffffffff81d68d60 t atom_op_setdatablock
-ffffffff81d68ea0 t atom_op_xor
-ffffffff81d69070 t atom_op_shl
-ffffffff81d69280 t atom_op_shr
-ffffffff81d69490 t atom_op_debug
-ffffffff81d69530 t atom_op_processds
-ffffffff81d695f0 t atom_op_mul32
-ffffffff81d69760 t atom_op_div32
-ffffffff81d698f0 t atom_put_dst
-ffffffff81d69df0 t atom_get_src_int
-ffffffff81d6a590 t atom_iio_execute
-ffffffff81d6b000 T amdgpu_atombios_crtc_overscan_setup
-ffffffff81d6b170 T amdgpu_atombios_crtc_scaler_setup
-ffffffff81d6b1f0 T amdgpu_atombios_crtc_lock
-ffffffff81d6b250 T amdgpu_atombios_crtc_enable
-ffffffff81d6b2b0 T amdgpu_atombios_crtc_blank
-ffffffff81d6b310 T amdgpu_atombios_crtc_powergate
-ffffffff81d6b380 T amdgpu_atombios_crtc_powergate_init
-ffffffff81d6b3e0 T amdgpu_atombios_crtc_set_dtd_timing
-ffffffff81d6b520 T amdgpu_atombios_crtc_set_disp_eng_pll
-ffffffff81d6b620 T amdgpu_atombios_crtc_set_dce_clock
-ffffffff81d6b700 T amdgpu_atombios_crtc_program_pll
-ffffffff81d6ba40 T amdgpu_atombios_crtc_prepare_pll
-ffffffff81d6bf30 T amdgpu_atombios_crtc_set_pll
-ffffffff81d6d000 T amdgpu_atombios_dp_aux_init
-ffffffff81d6d0a0 t amdgpu_atombios_dp_aux_transfer
-ffffffff81d6d360 T amdgpu_atombios_dp_get_sinktype
-ffffffff81d6d3d0 T amdgpu_atombios_dp_get_dpcd
-ffffffff81d6d4a0 T amdgpu_atombios_dp_get_panel_mode
-ffffffff81d6d590 T amdgpu_atombios_dp_set_link_config
-ffffffff81d6d610 t amdgpu_atombios_dp_get_dp_link_config
-ffffffff81d6d7a0 T amdgpu_atombios_dp_mode_valid_helper
-ffffffff81d6d820 T amdgpu_atombios_dp_needs_link_train
-ffffffff81d6d890 T amdgpu_atombios_dp_set_rx_power_state
-ffffffff81d6d910 T amdgpu_atombios_dp_link_train
-ffffffff81d6e000 T amdgpu_atombios_encoder_get_backlight_level_from_reg
-ffffffff81d6e040 T amdgpu_atombios_encoder_set_backlight_level_to_reg
-ffffffff81d6e090 T amdgpu_atombios_encoder_get_backlight_level
-ffffffff81d6e0f0 T amdgpu_atombios_encoder_set_backlight_level
-ffffffff81d6e200 T amdgpu_atombios_encoder_setup_dig_transmitter
-ffffffff81d6ec30 T amdgpu_atombios_encoder_init_backlight
-ffffffff81d6edd0 t amdgpu_atombios_encoder_get_backlight_brightness
-ffffffff81d6ee30 T amdgpu_atombios_encoder_fini_backlight
-ffffffff81d6eeb0 T amdgpu_atombios_encoder_is_digital
-ffffffff81d6eef0 T amdgpu_atombios_encoder_mode_fixup
-ffffffff81d6efe0 T amdgpu_atombios_encoder_get_encoder_mode
-ffffffff81d6f220 T amdgpu_atombios_encoder_setup_dig_encoder
-ffffffff81d6f6e0 T amdgpu_atombios_encoder_set_edp_panel_power
-ffffffff81d6f7f0 T amdgpu_atombios_encoder_dpms
-ffffffff81d6f920 t amdgpu_atombios_encoder_setup_dig
-ffffffff81d6fc80 t amdgpu_atombios_encoder_setup_dvo
-ffffffff81d6fe40 T amdgpu_atombios_encoder_set_crtc_source
-ffffffff81d70200 T amdgpu_atombios_encoder_init_dig
-ffffffff81d702b0 t amdgpu_atombios_encoder_setup_external_encoder
-ffffffff81d70500 T amdgpu_atombios_encoder_dac_detect
-ffffffff81d70690 T amdgpu_atombios_encoder_dig_detect
-ffffffff81d70770 T amdgpu_atombios_encoder_setup_ext_encoder_ddc
-ffffffff81d707c0 T amdgpu_atombios_encoder_set_bios_scratch_regs
-ffffffff81d70af0 T amdgpu_atombios_encoder_get_lcd_info
-ffffffff81d70e60 T amdgpu_atombios_encoder_get_dig_info
-ffffffff81d70ed0 t amdgpu_atombios_encoder_update_backlight_status
-ffffffff81d71000 T amdgpu_atombios_i2c_xfer
-ffffffff81d71360 T amdgpu_atombios_i2c_func
-ffffffff81d71390 T amdgpu_atombios_i2c_channel_trans
-ffffffff81d72000 t cz_ih_early_init
-ffffffff81d72050 t cz_ih_sw_init
-ffffffff81d720a0 t cz_ih_sw_fini
-ffffffff81d720f0 t cz_ih_hw_init
-ffffffff81d72330 t cz_ih_hw_fini
-ffffffff81d72400 t cz_ih_suspend
-ffffffff81d724d0 t cz_ih_resume
-ffffffff81d72510 t cz_ih_is_idle
-ffffffff81d72550 t cz_ih_wait_for_idle
-ffffffff81d725e0 t cz_ih_soft_reset
-ffffffff81d726c0 t cz_ih_set_clockgating_state
-ffffffff81d726f0 t cz_ih_set_powergating_state
-ffffffff81d72720 t cz_ih_get_wptr
-ffffffff81d72810 t cz_ih_prescreen_iv
-ffffffff81d72890 t cz_ih_decode_iv
-ffffffff81d72910 t cz_ih_set_rptr
-ffffffff81d73000 T dce_v10_0_disable_dce
-ffffffff81d73170 t dce_v10_0_early_init
-ffffffff81d73240 t dce_v10_0_sw_init
-ffffffff81d736c0 t dce_v10_0_sw_fini
-ffffffff81d737e0 t dce_v10_0_hw_init
-ffffffff81d73b50 t dce_v10_0_hw_fini
-ffffffff81d73cb0 t dce_v10_0_suspend
-ffffffff81d73d00 t dce_v10_0_resume
-ffffffff81d73d80 t dce_v10_0_is_idle
-ffffffff81d73db0 t dce_v10_0_wait_for_idle
-ffffffff81d73de0 t dce_v10_0_check_soft_reset
-ffffffff81d73df0 t dce_v10_0_soft_reset
-ffffffff81d73ed0 t dce_v10_0_set_clockgating_state
-ffffffff81d73f00 t dce_v10_0_set_powergating_state
-ffffffff81d73f30 t dce_v10_0_audio_endpt_rreg
-ffffffff81d73fc0 t dce_v10_0_audio_endpt_wreg
-ffffffff81d74030 t dce_v10_0_bandwidth_update
-ffffffff81d74740 t dce_v10_0_vblank_get_counter
-ffffffff81d74790 t dce_v10_0_hpd_sense
-ffffffff81d747f0 t dce_v10_0_hpd_set_polarity
-ffffffff81d748d0 t dce_v10_0_hpd_get_gpio_reg
-ffffffff81d74900 t dce_v10_0_page_flip
-ffffffff81d749c0 t dce_v10_0_crtc_get_scanoutpos
-ffffffff81d74a60 t dce_v10_0_encoder_add
-ffffffff81d74cb0 t dce_v10_0_latency_watermark
-ffffffff81d74ec0 t dce_v10_0_encoder_destroy
-ffffffff81d74f10 t dce_v10_0_encoder_prepare
-ffffffff81d75100 t dce_v10_0_encoder_commit
-ffffffff81d75130 t dce_v10_0_encoder_mode_set
-ffffffff81d75fa0 t dce_v10_0_encoder_disable
-ffffffff81d76070 t dce_v10_0_ext_dpms
-ffffffff81d760a0 t dce_v10_0_ext_prepare
-ffffffff81d760d0 t dce_v10_0_ext_commit
-ffffffff81d76100 t dce_v10_0_ext_mode_set
-ffffffff81d76130 t dce_v10_0_ext_disable
-ffffffff81d76160 t dce_v10_0_set_crtc_irq_state
-ffffffff81d765e0 t dce_v10_0_crtc_irq
-ffffffff81d76730 t dce_v10_0_set_pageflip_irq_state
-ffffffff81d767e0 t dce_v10_0_pageflip_irq
-ffffffff81d76920 t dce_v10_0_set_hpd_irq_state
-ffffffff81d769d0 t dce_v10_0_hpd_irq
-ffffffff81d76a90 t dce_v10_0_crtc_cursor_set2
-ffffffff81d76e00 t dce_v10_0_crtc_cursor_move
-ffffffff81d76ee0 t dce_v10_0_crtc_gamma_set
-ffffffff81d76f20 t dce_v10_0_crtc_destroy
-ffffffff81d76f50 t amdgpu_bo_reserve
-ffffffff81d77190 t amdgpu_bo_unreserve
-ffffffff81d77280 t dce_v10_0_cursor_move_locked
-ffffffff81d77390 t dce_v10_0_crtc_load_lut
-ffffffff81d77730 t dce_v10_0_crtc_dpms
-ffffffff81d77930 t dce_v10_0_crtc_prepare
-ffffffff81d77970 t dce_v10_0_crtc_commit
-ffffffff81d779a0 t dce_v10_0_crtc_mode_fixup
-ffffffff81d77b70 t dce_v10_0_crtc_mode_set
-ffffffff81d77d70 t dce_v10_0_crtc_set_base
-ffffffff81d77d90 t dce_v10_0_crtc_set_base_atomic
-ffffffff81d77db0 t dce_v10_0_crtc_disable
-ffffffff81d77f70 t dce_v10_0_crtc_do_set_base
-ffffffff81d785c0 t dce_v10_0_is_display_hung
-ffffffff81d79000 T dce_v11_0_disable_dce
-ffffffff81d79160 t dce_v11_0_early_init
-ffffffff81d792a0 t dce_v11_0_sw_init
-ffffffff81d797b0 t dce_v11_0_sw_fini
-ffffffff81d798d0 t dce_v11_0_hw_init
-ffffffff81d79ca0 t dce_v11_0_hw_fini
-ffffffff81d79e00 t dce_v11_0_suspend
-ffffffff81d79e50 t dce_v11_0_resume
-ffffffff81d79ed0 t dce_v11_0_is_idle
-ffffffff81d79f00 t dce_v11_0_wait_for_idle
-ffffffff81d79f30 t dce_v11_0_soft_reset
-ffffffff81d7a120 t dce_v11_0_set_clockgating_state
-ffffffff81d7a150 t dce_v11_0_set_powergating_state
-ffffffff81d7a180 t dce_v11_0_audio_endpt_rreg
-ffffffff81d7a210 t dce_v11_0_audio_endpt_wreg
-ffffffff81d7a280 t dce_v11_0_bandwidth_update
-ffffffff81d7a990 t dce_v11_0_vblank_get_counter
-ffffffff81d7a9e0 t dce_v11_0_hpd_sense
-ffffffff81d7aa40 t dce_v11_0_hpd_set_polarity
-ffffffff81d7ab20 t dce_v11_0_hpd_get_gpio_reg
-ffffffff81d7ab50 t dce_v11_0_page_flip
-ffffffff81d7ac10 t dce_v11_0_crtc_get_scanoutpos
-ffffffff81d7acb0 t dce_v11_0_encoder_add
-ffffffff81d7af00 t dce_v11_0_latency_watermark
-ffffffff81d7b110 t dce_v11_0_encoder_destroy
-ffffffff81d7b160 t dce_v11_0_encoder_prepare
-ffffffff81d7b350 t dce_v11_0_encoder_commit
-ffffffff81d7b380 t dce_v11_0_encoder_mode_set
-ffffffff81d7c1f0 t dce_v11_0_encoder_disable
-ffffffff81d7c2c0 t dce_v11_0_ext_dpms
-ffffffff81d7c2f0 t dce_v11_0_ext_prepare
-ffffffff81d7c320 t dce_v11_0_ext_commit
-ffffffff81d7c350 t dce_v11_0_ext_mode_set
-ffffffff81d7c380 t dce_v11_0_ext_disable
-ffffffff81d7c3b0 t dce_v11_0_set_crtc_irq_state
-ffffffff81d7c830 t dce_v11_0_crtc_irq
-ffffffff81d7c990 t dce_v11_0_set_pageflip_irq_state
-ffffffff81d7ca40 t dce_v11_0_pageflip_irq
-ffffffff81d7cb80 t dce_v11_0_set_hpd_irq_state
-ffffffff81d7cc30 t dce_v11_0_hpd_irq
-ffffffff81d7ccf0 t dce_v11_0_crtc_cursor_set2
-ffffffff81d7d060 t dce_v11_0_crtc_cursor_move
-ffffffff81d7d140 t dce_v11_0_crtc_gamma_set
-ffffffff81d7d180 t dce_v11_0_crtc_destroy
-ffffffff81d7d1b0 t amdgpu_bo_reserve
-ffffffff81d7d3f0 t amdgpu_bo_unreserve
-ffffffff81d7d4e0 t dce_v11_0_cursor_move_locked
-ffffffff81d7d5f0 t dce_v11_0_crtc_load_lut
-ffffffff81d7d960 t dce_v11_0_crtc_dpms
-ffffffff81d7db60 t dce_v11_0_crtc_prepare
-ffffffff81d7dba0 t dce_v11_0_crtc_commit
-ffffffff81d7dbd0 t dce_v11_0_crtc_mode_fixup
-ffffffff81d7de40 t dce_v11_0_crtc_mode_set
-ffffffff81d7e0c0 t dce_v11_0_crtc_set_base
-ffffffff81d7e0e0 t dce_v11_0_crtc_set_base_atomic
-ffffffff81d7e100 t dce_v11_0_crtc_disable
-ffffffff81d7e2e0 t dce_v11_0_crtc_do_set_base
-ffffffff81d7f000 t dce_virtual_early_init
-ffffffff81d7f060 t dce_virtual_sw_init
-ffffffff81d7f300 t dce_virtual_sw_fini
-ffffffff81d7f3a0 t dce_virtual_hw_init
-ffffffff81d7f420 t dce_virtual_hw_fini
-ffffffff81d7f4c0 t dce_virtual_suspend
-ffffffff81d7f560 t dce_virtual_resume
-ffffffff81d7f5e0 t dce_virtual_is_idle
-ffffffff81d7f610 t dce_virtual_wait_for_idle
-ffffffff81d7f640 t dce_virtual_soft_reset
-ffffffff81d7f670 t dce_virtual_set_clockgating_state
-ffffffff81d7f6a0 t dce_virtual_set_powergating_state
-ffffffff81d7f6d0 t dce_virtual_bandwidth_update
-ffffffff81d7f700 t dce_virtual_vblank_get_counter
-ffffffff81d7f730 t dce_virtual_hpd_sense
-ffffffff81d7f760 t dce_virtual_hpd_set_polarity
-ffffffff81d7f790 t dce_virtual_hpd_get_gpio_reg
-ffffffff81d7f7c0 t dce_virtual_page_flip
-ffffffff81d7f7f0 t dce_virtual_crtc_get_scanoutpos
-ffffffff81d7f830 t dce_virtual_set_crtc_irq_state
-ffffffff81d7f900 t dce_virtual_vblank_timer_handle
-ffffffff81d7fa00 t dce_virtual_crtc_gamma_set
-ffffffff81d7fa30 t dce_virtual_crtc_destroy
-ffffffff81d7fa60 t dce_virtual_crtc_dpms
-ffffffff81d7fb10 t dce_virtual_crtc_prepare
-ffffffff81d7fb60 t dce_virtual_crtc_commit
-ffffffff81d7fbf0 t dce_virtual_crtc_mode_fixup
-ffffffff81d7fc20 t dce_virtual_crtc_mode_set
-ffffffff81d7fc70 t dce_virtual_crtc_set_base
-ffffffff81d7fca0 t dce_virtual_crtc_set_base_atomic
-ffffffff81d7fcd0 t dce_virtual_crtc_disable
-ffffffff81d7ffc0 t dce_virtual_encoder_destroy
-ffffffff81d7fff0 t dce_virtual_encoder_dpms
-ffffffff81d80020 t dce_virtual_encoder_mode_fixup
-ffffffff81d80050 t dce_virtual_encoder_prepare
-ffffffff81d80080 t dce_virtual_encoder_commit
-ffffffff81d800b0 t dce_virtual_encoder_mode_set
-ffffffff81d800e0 t dce_virtual_encoder_disable
-ffffffff81d80110 t dce_virtual_dpms
-ffffffff81d80140 t dce_virtual_force
-ffffffff81d80170 t dce_virtual_set_property
-ffffffff81d801a0 t dce_virtual_destroy
-ffffffff81d801d0 t dce_virtual_get_modes
-ffffffff81d80260 t dce_virtual_mode_valid
-ffffffff81d80290 t dce_virtual_encoder
-ffffffff81d81000 t df_v1_7_init
-ffffffff81d81030 t df_v1_7_enable_broadcast_mode
-ffffffff81d81090 t df_v1_7_get_fb_channel_number
-ffffffff81d810e0 t df_v1_7_get_hbm_channel_number
-ffffffff81d81130 t df_v1_7_update_medium_grain_clock_gating
-ffffffff81d811f0 t df_v1_7_get_clockgating_state
-ffffffff81d81240 t df_v1_7_enable_ecc_force_par_wr_rmw
-ffffffff81d82000 t df_v3_6_init
-ffffffff81d82030 t df_v3_6_enable_broadcast_mode
-ffffffff81d82090 t df_v3_6_get_fb_channel_number
-ffffffff81d820e0 t df_v3_6_get_hbm_channel_number
-ffffffff81d82130 t df_v3_6_update_medium_grain_clock_gating
-ffffffff81d821f0 t df_v3_6_get_clockgating_state
-ffffffff81d83000 T emu_soc_asic_init
-ffffffff81d84000 T gfx_v8_0_mqd_commit
-ffffffff81d84200 t gfx_v8_0_early_init
-ffffffff81d843d0 t gfx_v8_0_late_init
-ffffffff81d84b20 t gfx_v8_0_sw_init
-ffffffff81d86710 t gfx_v8_0_sw_fini
-ffffffff81d86a00 t gfx_v8_0_hw_init
-ffffffff81d89440 t gfx_v8_0_hw_fini
-ffffffff81d89c30 t gfx_v8_0_suspend
-ffffffff81d89c70 t gfx_v8_0_resume
-ffffffff81d89cb0 t gfx_v8_0_is_idle
-ffffffff81d89cf0 t gfx_v8_0_wait_for_idle
-ffffffff81d89d80 t gfx_v8_0_check_soft_reset
-ffffffff81d89e70 t gfx_v8_0_pre_soft_reset
-ffffffff81d8a1d0 t gfx_v8_0_soft_reset
-ffffffff81d8a3a0 t gfx_v8_0_post_soft_reset
-ffffffff81d8a520 t gfx_v8_0_set_clockgating_state
-ffffffff81d8a850 t gfx_v8_0_set_powergating_state
-ffffffff81d8acb0 t gfx_v8_0_get_clockgating_state
-ffffffff81d8ad90 t gfx_v8_0_get_gpu_clock_counter
-ffffffff81d8ae20 t gfx_v8_0_select_se_sh
-ffffffff81d8aea0 t gfx_v8_0_read_wave_data
-ffffffff81d8b300 t gfx_v8_0_read_wave_sgprs
-ffffffff81d8b3b0 t gfx_v8_0_select_me_pipe_q
-ffffffff81d8b3d0 t gfx_v8_0_ring_get_rptr
-ffffffff81d8b410 t gfx_v8_0_ring_get_wptr_compute
-ffffffff81d8b450 t gfx_v8_0_ring_set_wptr_compute
-ffffffff81d8b490 t gfx_v8_0_ring_emit_ib_compute
-ffffffff81d8b660 t gfx_v8_0_ring_emit_fence_kiq
-ffffffff81d8ba90 t gfx_v8_0_ring_test_ring
-ffffffff81d8bd10 t gfx_v8_0_ring_test_ib
-ffffffff81d8bfa0 t gfx_v8_0_ring_emit_rreg
-ffffffff81d8c230 t gfx_v8_0_ring_emit_wreg
-ffffffff81d8c460 t gfx_v8_0_ring_get_wptr_gfx
-ffffffff81d8c4c0 t gfx_v8_0_ring_set_wptr_gfx
-ffffffff81d8c530 t gfx_v8_0_ring_emit_ib_gfx
-ffffffff81d8ca60 t gfx_v8_0_ring_emit_fence_gfx
-ffffffff81d8cf60 t gfx_v8_0_ring_emit_pipeline_sync
-ffffffff81d8d250 t gfx_v8_0_ring_emit_vm_flush
-ffffffff81d8d600 t gfx_v8_0_ring_emit_hdp_flush
-ffffffff81d8d920 t gfx_v8_0_ring_emit_gds_switch
-ffffffff81d8e130 t gfx_v8_0_ring_emit_init_cond_exec
-ffffffff81d8e360 t gfx_v8_0_ring_emit_patch_cond_exec
-ffffffff81d8e410 t gfx_v8_ring_emit_sb
-ffffffff81d8e4f0 t gfx_v8_ring_emit_cntxcntl
-ffffffff81d8ea80 t gfx_v8_0_ring_emit_fence_compute
-ffffffff81d8ed80 t gfx_v8_0_ring_set_priority_compute
-ffffffff81d8f310 t gfx_v8_0_set_eop_interrupt_state
-ffffffff81d8f4f0 t gfx_v8_0_eop_irq
-ffffffff81d8f5f0 t gfx_v8_0_set_priv_reg_fault_state
-ffffffff81d8f670 t gfx_v8_0_priv_reg_irq
-ffffffff81d8f6d0 t gfx_v8_0_set_priv_inst_fault_state
-ffffffff81d8f750 t gfx_v8_0_priv_inst_irq
-ffffffff81d8f7b0 t gfx_v8_0_kiq_set_interrupt_state
-ffffffff81d8f890 t gfx_v8_0_kiq_irq
-ffffffff81d8f8d0 t gfx_v8_0_set_cp_ecc_int_state
-ffffffff81d8fb80 t gfx_v8_0_cp_ecc_error_irq
-ffffffff81d8fbc0 t gfx_v8_0_set_sq_int_state
-ffffffff81d8fc40 t gfx_v8_0_sq_irq
-ffffffff81d8fca0 t gfx_v8_0_parse_sq_irq
-ffffffff81d8fde0 t iceland_enter_rlc_safe_mode
-ffffffff81d8ff00 t iceland_exit_rlc_safe_mode
-ffffffff81d8ffd0 t gfx_v8_0_sq_irq_work_func
-ffffffff81d8fff0 t amdgpu_bo_unreserve
-ffffffff81d900e0 t gfx_v8_0_wait_for_rlc_serdes
-ffffffff81d902f0 t gfx_v8_0_init_save_restore_list
-ffffffff81d90700 t gfx_v8_0_cp_gfx_resume
-ffffffff81d91250 t gfx_v8_0_kiq_resume
-ffffffff81d92140 t amdgpu_bo_reserve
-ffffffff81d922f0 t gfx_v8_0_mqd_init
-ffffffff81d92710 t gfx_v8_0_deactivate_hqd
-ffffffff81d927d0 t gfx_v8_0_update_medium_grain_clock_gating
-ffffffff81d92b40 t gfx_v8_0_update_coarse_grain_clock_gating
-ffffffff81d93000 T gfx_v9_0_rlc_stop
-ffffffff81d932d0 t gfx_v9_0_select_se_sh
-ffffffff81d93350 t gfx_v9_0_early_init
-ffffffff81d93500 t gfx_v9_0_late_init
-ffffffff81d93560 t gfx_v9_0_sw_init
-ffffffff81d950e0 t gfx_v9_0_sw_fini
-ffffffff81d95490 t gfx_v9_0_hw_init
-ffffffff81d98cc0 t gfx_v9_0_hw_fini
-ffffffff81d99810 t gfx_v9_0_suspend
-ffffffff81d99850 t gfx_v9_0_resume
-ffffffff81d99890 t gfx_v9_0_is_idle
-ffffffff81d998e0 t gfx_v9_0_wait_for_idle
-ffffffff81d99970 t gfx_v9_0_soft_reset
-ffffffff81d99ce0 t gfx_v9_0_set_clockgating_state
-ffffffff81d9a0c0 t gfx_v9_0_set_powergating_state
-ffffffff81d9a540 t gfx_v9_0_get_clockgating_state
-ffffffff81d9a650 t gfx_v9_0_ring_get_rptr_compute
-ffffffff81d9a690 t gfx_v9_0_ring_get_wptr_compute
-ffffffff81d9a700 t gfx_v9_0_ring_set_wptr_compute
-ffffffff81d9a760 t gfx_v9_0_ring_emit_ib_compute
-ffffffff81d9a960 t gfx_v9_0_ring_emit_fence_kiq
-ffffffff81d9ad90 t gfx_v9_0_ring_test_ring
-ffffffff81d9b010 t gfx_v9_0_ring_test_ib
-ffffffff81d9b2a0 t gfx_v9_0_ring_emit_rreg
-ffffffff81d9b530 t gfx_v9_0_ring_emit_wreg
-ffffffff81d9b760 t gfx_v9_0_ring_emit_reg_wait
-ffffffff81d9b7b0 t gfx_v9_0_ring_emit_reg_write_reg_wait
-ffffffff81d9b840 t gfx_v9_0_wait_reg_mem
-ffffffff81d9bb70 t gfx_v9_0_ring_get_rptr_gfx
-ffffffff81d9bbb0 t gfx_v9_0_ring_get_wptr_gfx
-ffffffff81d9bc40 t gfx_v9_0_ring_set_wptr_gfx
-ffffffff81d9bcd0 t gfx_v9_0_ring_emit_ib_gfx
-ffffffff81d9c1e0 t gfx_v9_0_ring_emit_fence
-ffffffff81d9c5a0 t gfx_v9_0_ring_emit_pipeline_sync
-ffffffff81d9c600 t gfx_v9_0_ring_emit_vm_flush
-ffffffff81d9c710 t gfx_v9_0_ring_emit_hdp_flush
-ffffffff81d9c7e0 t gfx_v9_0_ring_emit_gds_switch
-ffffffff81d9c8e0 t gfx_v9_0_ring_emit_init_cond_exec
-ffffffff81d9cb10 t gfx_v9_0_ring_emit_patch_cond_exec
-ffffffff81d9cbc0 t gfx_v9_ring_emit_sb
-ffffffff81d9cca0 t gfx_v9_ring_emit_cntxcntl
-ffffffff81d9d160 t gfx_v9_0_ring_emit_tmz
-ffffffff81d9d260 t gfx_v9_0_write_data_to_reg
-ffffffff81d9d470 t gfx_v9_0_ring_set_priority_compute
-ffffffff81d9da60 t gfx_v9_0_set_eop_interrupt_state
-ffffffff81d9dba0 t gfx_v9_0_eop_irq
-ffffffff81d9dca0 t gfx_v9_0_set_priv_reg_fault_state
-ffffffff81d9dd30 t gfx_v9_0_priv_reg_irq
-ffffffff81d9dd90 t gfx_v9_0_set_priv_inst_fault_state
-ffffffff81d9de20 t gfx_v9_0_priv_inst_irq
-ffffffff81d9de80 t gfx_v9_0_kiq_set_interrupt_state
-ffffffff81d9dfb0 t gfx_v9_0_kiq_irq
-ffffffff81d9dff0 t gfx_v9_0_enter_rlc_safe_mode
-ffffffff81d9e0e0 t gfx_v9_0_exit_rlc_safe_mode
-ffffffff81d9e160 t amdgpu_bo_unreserve
-ffffffff81d9e250 t gfx_v9_0_get_gpu_clock_counter
-ffffffff81d9e300 t gfx_v9_0_read_wave_data
-ffffffff81d9e790 t gfx_v9_0_read_wave_vgprs
-ffffffff81d9e860 t gfx_v9_0_read_wave_sgprs
-ffffffff81d9e920 t gfx_v9_0_select_me_pipe_q
-ffffffff81d9e940 t gfx_v9_0_ngg_create_buf
-ffffffff81d9ea50 t amdgpu_bo_reserve
-ffffffff81d9ec90 t gfx_v9_0_kiq_init_register
-ffffffff81d9f130 t gfx_v9_0_mqd_init
-ffffffff81d9f460 t gfx_v9_0_update_medium_grain_clock_gating
-ffffffff81da0000 T gfxhub_v1_0_get_mc_fb_offset
-ffffffff81da0050 T gfxhub_v1_0_gart_enable
-ffffffff81da06d0 T gfxhub_v1_0_gart_disable
-ffffffff81da07a0 T gfxhub_v1_0_set_fault_enable_default
-ffffffff81da0870 T gfxhub_v1_0_init
-ffffffff81da1000 t gmc_v7_0_early_init
-ffffffff81da1090 t gmc_v7_0_late_init
-ffffffff81da10f0 t gmc_v7_0_sw_init
-ffffffff81da1610 t gmc_v7_0_sw_fini
-ffffffff81da16c0 t gmc_v7_0_hw_init
-ffffffff81da1f90 t gmc_v7_0_hw_fini
-ffffffff81da2060 t gmc_v7_0_suspend
-ffffffff81da20a0 t gmc_v7_0_resume
-ffffffff81da20f0 t gmc_v7_0_is_idle
-ffffffff81da2130 t gmc_v7_0_wait_for_idle
-ffffffff81da21c0 t gmc_v7_0_soft_reset
-ffffffff81da2430 t gmc_v7_0_set_clockgating_state
-ffffffff81da26b0 t gmc_v7_0_set_powergating_state
-ffffffff81da26e0 t gmc_v7_0_flush_gpu_tlb
-ffffffff81da2700 t gmc_v7_0_emit_flush_gpu_tlb
-ffffffff81da2790 t gmc_v7_0_emit_pasid_mapping
-ffffffff81da27b0 t gmc_v7_0_set_pte_pde
-ffffffff81da27f0 t gmc_v7_0_set_prt
-ffffffff81da29f0 t gmc_v7_0_get_vm_pte_flags
-ffffffff81da2a30 t gmc_v7_0_get_vm_pde
-ffffffff81da2a90 t gmc_v7_0_vm_fault_interrupt_state
-ffffffff81da2b70 t gmc_v7_0_process_interrupt
-ffffffff81da3000 t gmc_v8_0_early_init
-ffffffff81da3090 t gmc_v8_0_late_init
-ffffffff81da30f0 t gmc_v8_0_sw_init
-ffffffff81da3760 t gmc_v8_0_sw_fini
-ffffffff81da3810 t gmc_v8_0_hw_init
-ffffffff81da43f0 t gmc_v8_0_hw_fini
-ffffffff81da44c0 t gmc_v8_0_suspend
-ffffffff81da4500 t gmc_v8_0_resume
-ffffffff81da4550 t gmc_v8_0_is_idle
-ffffffff81da4590 t gmc_v8_0_wait_for_idle
-ffffffff81da4620 t gmc_v8_0_check_soft_reset
-ffffffff81da46a0 t gmc_v8_0_pre_soft_reset
-ffffffff81da4810 t gmc_v8_0_soft_reset
-ffffffff81da48e0 t gmc_v8_0_post_soft_reset
-ffffffff81da4960 t gmc_v8_0_set_clockgating_state
-ffffffff81da4ff0 t gmc_v8_0_set_powergating_state
-ffffffff81da5020 t gmc_v8_0_get_clockgating_state
-ffffffff81da5090 t gmc_v8_0_flush_gpu_tlb
-ffffffff81da50b0 t gmc_v8_0_emit_flush_gpu_tlb
-ffffffff81da5140 t gmc_v8_0_emit_pasid_mapping
-ffffffff81da5160 t gmc_v8_0_set_pte_pde
-ffffffff81da51a0 t gmc_v8_0_set_prt
-ffffffff81da53a0 t gmc_v8_0_get_vm_pte_flags
-ffffffff81da53f0 t gmc_v8_0_get_vm_pde
-ffffffff81da5450 t gmc_v8_0_vm_fault_interrupt_state
-ffffffff81da5530 t gmc_v8_0_process_interrupt
-ffffffff81da6000 t gmc_v9_0_early_init
-ffffffff81da60a0 t gmc_v9_0_late_init
-ffffffff81da6250 t gmc_v9_0_sw_init
-ffffffff81da6590 t gmc_v9_0_sw_fini
-ffffffff81da6600 t gmc_v9_0_hw_init
-ffffffff81da68a0 t gmc_v9_0_hw_fini
-ffffffff81da6900 t gmc_v9_0_suspend
-ffffffff81da6990 t gmc_v9_0_resume
-ffffffff81da6a00 t gmc_v9_0_is_idle
-ffffffff81da6a30 t gmc_v9_0_wait_for_idle
-ffffffff81da6a60 t gmc_v9_0_soft_reset
-ffffffff81da6a90 t gmc_v9_0_set_clockgating_state
-ffffffff81da6aa0 t gmc_v9_0_set_powergating_state
-ffffffff81da6ad0 t gmc_v9_0_get_clockgating_state
-ffffffff81da6ae0 t gmc_v9_0_flush_gpu_tlb
-ffffffff81da6d50 t gmc_v9_0_emit_flush_gpu_tlb
-ffffffff81da6e80 t gmc_v9_0_emit_pasid_mapping
-ffffffff81da6ec0 t gmc_v9_0_set_pte_pde
-ffffffff81da6f00 t gmc_v9_0_get_vm_pte_flags
-ffffffff81da6f90 t gmc_v9_0_get_vm_pde
-ffffffff81da7080 t gmc_v9_0_vm_fault_interrupt_state
-ffffffff81da71e0 t gmc_v9_0_process_interrupt
-ffffffff81da8000 t iceland_ih_early_init
-ffffffff81da8050 t iceland_ih_sw_init
-ffffffff81da80a0 t iceland_ih_sw_fini
-ffffffff81da80f0 t iceland_ih_hw_init
-ffffffff81da8330 t iceland_ih_hw_fini
-ffffffff81da8400 t iceland_ih_suspend
-ffffffff81da84d0 t iceland_ih_resume
-ffffffff81da8510 t iceland_ih_is_idle
-ffffffff81da8550 t iceland_ih_wait_for_idle
-ffffffff81da85e0 t iceland_ih_soft_reset
-ffffffff81da86c0 t iceland_ih_set_clockgating_state
-ffffffff81da86f0 t iceland_ih_set_powergating_state
-ffffffff81da8720 t iceland_ih_get_wptr
-ffffffff81da8810 t iceland_ih_prescreen_iv
-ffffffff81da8890 t iceland_ih_decode_iv
-ffffffff81da8910 t iceland_ih_set_rptr
-ffffffff81da9000 T mmhub_v1_0_get_fb_location
-ffffffff81da9050 T mmhub_v1_0_initialize_power_gating
-ffffffff81da9320 T mmhub_v1_0_update_power_gating
-ffffffff81da9490 T mmhub_v1_0_gart_enable
-ffffffff81da9b20 T mmhub_v1_0_gart_disable
-ffffffff81da9c00 T mmhub_v1_0_set_fault_enable_default
-ffffffff81da9cd0 T mmhub_v1_0_init
-ffffffff81da9d60 T mmhub_v1_0_set_clockgating
-ffffffff81daa0a0 T mmhub_v1_0_get_clockgating
-ffffffff81dab000 T xgpu_ai_mailbox_set_irq_funcs
-ffffffff81dab050 T xgpu_ai_mailbox_add_irq_id
-ffffffff81dab0e0 T xgpu_ai_mailbox_get_irq
-ffffffff81dab190 t xgpu_ai_mailbox_flr_work
-ffffffff81dab340 T xgpu_ai_mailbox_put_irq
-ffffffff81dab380 t xgpu_ai_request_full_gpu_access
-ffffffff81dab3a0 t xgpu_ai_release_full_gpu_access
-ffffffff81dab3c0 t xgpu_ai_request_reset
-ffffffff81dab3e0 t xgpu_ai_mailbox_trans_msg
-ffffffff81dab610 t xgpu_ai_set_mailbox_ack_irq
-ffffffff81dab6a0 t xgpu_ai_mailbox_ack_irq
-ffffffff81dab6d0 t xgpu_ai_set_mailbox_rcv_irq
-ffffffff81dab760 t xgpu_ai_mailbox_rcv_irq
-ffffffff81dab7d0 t xgpu_ai_send_access_requests
-ffffffff81dac000 T xgpu_vi_init_golden_registers
-ffffffff81dac0c0 T xgpu_vi_mailbox_set_irq_funcs
-ffffffff81dac110 T xgpu_vi_mailbox_add_irq_id
-ffffffff81dac1a0 T xgpu_vi_mailbox_get_irq
-ffffffff81dac250 t xgpu_vi_mailbox_flr_work
-ffffffff81dac330 T xgpu_vi_mailbox_put_irq
-ffffffff81dac370 t xgpu_vi_request_full_gpu_access
-ffffffff81dac390 t xgpu_vi_release_full_gpu_access
-ffffffff81dac3b0 t xgpu_vi_request_reset
-ffffffff81dac3d0 t xgpu_vi_wait_reset_cmpl
-ffffffff81dac4c0 t xgpu_vi_set_mailbox_ack_irq
-ffffffff81dac530 t xgpu_vi_mailbox_ack_irq
-ffffffff81dac560 t xgpu_vi_set_mailbox_rcv_irq
-ffffffff81dac5e0 t xgpu_vi_mailbox_rcv_irq
-ffffffff81dac640 t xgpu_vi_mailbox_rcv_msg
-ffffffff81dac760 t xgpu_vi_send_access_requests
-ffffffff81dad000 t nbio_v6_1_get_hdp_flush_req_offset
-ffffffff81dad040 t nbio_v6_1_get_hdp_flush_done_offset
-ffffffff81dad080 t nbio_v6_1_get_pcie_index_offset
-ffffffff81dad0b0 t nbio_v6_1_get_pcie_data_offset
-ffffffff81dad0e0 t nbio_v6_1_get_rev_id
-ffffffff81dad130 t nbio_v6_1_mc_access_enable
-ffffffff81dad160 t nbio_v6_1_hdp_flush
-ffffffff81dad1c0 t nbio_v6_1_get_memsize
-ffffffff81dad1f0 t nbio_v6_1_sdma_doorbell_range
-ffffffff81dad270 t nbio_v6_1_enable_doorbell_aperture
-ffffffff81dad2c0 t nbio_v6_1_enable_doorbell_selfring_aperture
-ffffffff81dad340 t nbio_v6_1_ih_doorbell_range
-ffffffff81dad3c0 t nbio_v6_1_update_medium_grain_clock_gating
-ffffffff81dad470 t nbio_v6_1_update_medium_grain_light_sleep
-ffffffff81dad520 t nbio_v6_1_get_clockgating_state
-ffffffff81dad5a0 t nbio_v6_1_ih_control
-ffffffff81dad620 t nbio_v6_1_init_registers
-ffffffff81dad6a0 t nbio_v6_1_detect_hw_virt
-ffffffff81dae000 t nbio_v7_0_get_hdp_flush_req_offset
-ffffffff81dae040 t nbio_v7_0_get_hdp_flush_done_offset
-ffffffff81dae080 t nbio_v7_0_get_pcie_index_offset
-ffffffff81dae0b0 t nbio_v7_0_get_pcie_data_offset
-ffffffff81dae0e0 t nbio_v7_0_get_rev_id
-ffffffff81dae150 t nbio_v7_0_mc_access_enable
-ffffffff81dae180 t nbio_v7_0_hdp_flush
-ffffffff81dae1e0 t nbio_v7_0_get_memsize
-ffffffff81dae210 t nbio_v7_0_sdma_doorbell_range
-ffffffff81dae2a0 t nbio_v7_0_enable_doorbell_aperture
-ffffffff81dae2f0 t nbio_v7_0_enable_doorbell_selfring_aperture
-ffffffff81dae320 t nbio_v7_0_ih_doorbell_range
-ffffffff81dae3a0 t nbio_v7_0_update_medium_grain_clock_gating
-ffffffff81dae580 t nbio_v7_0_update_medium_grain_light_sleep
-ffffffff81dae630 t nbio_v7_0_get_clockgating_state
-ffffffff81dae6b0 t nbio_v7_0_ih_control
-ffffffff81dae730 t nbio_v7_0_init_registers
-ffffffff81dae760 t nbio_v7_0_detect_hw_virt
-ffffffff81daf000 T psp_v10_0_set_psp_funcs
-ffffffff81daf030 t psp_v10_0_init_microcode
-ffffffff81daf210 t psp_v10_0_prep_cmd_buf
-ffffffff81daf460 t psp_v10_0_ring_init
-ffffffff81daf4e0 t psp_v10_0_ring_create
-ffffffff81daf700 t psp_v10_0_ring_stop
-ffffffff81daf8d0 t psp_v10_0_ring_destroy
-ffffffff81daf940 t psp_v10_0_cmd_submit
-ffffffff81dafab0 t psp_v10_0_compare_sram_data
-ffffffff81dafc30 t psp_v10_0_mode1_reset
-ffffffff81db0000 T psp_v3_1_set_psp_funcs
-ffffffff81db0030 t psp_v3_1_init_microcode
-ffffffff81db0320 t psp_v3_1_bootloader_load_sysdrv
-ffffffff81db05a0 t psp_v3_1_bootloader_load_sos
-ffffffff81db0890 t psp_v3_1_prep_cmd_buf
-ffffffff81db0a20 t psp_v3_1_ring_init
-ffffffff81db0aa0 t psp_v3_1_ring_create
-ffffffff81db0cc0 t psp_v3_1_ring_stop
-ffffffff81db0e90 t psp_v3_1_ring_destroy
-ffffffff81db0f00 t psp_v3_1_cmd_submit
-ffffffff81db1070 t psp_v3_1_compare_sram_data
-ffffffff81db1200 t psp_v3_1_smu_reload_quirk
-ffffffff81db1260 t psp_v3_1_mode1_reset
-ffffffff81db2000 t sdma_v2_4_early_init
-ffffffff81db2100 t sdma_v2_4_sw_init
-ffffffff81db2470 t sdma_v2_4_sw_fini
-ffffffff81db2550 t sdma_v2_4_hw_init
-ffffffff81db2a50 t sdma_v2_4_hw_fini
-ffffffff81db2a90 t sdma_v2_4_suspend
-ffffffff81db2ad0 t sdma_v2_4_resume
-ffffffff81db2ae0 t sdma_v2_4_is_idle
-ffffffff81db2b20 t sdma_v2_4_wait_for_idle
-ffffffff81db2bb0 t sdma_v2_4_soft_reset
-ffffffff81db2cf0 t sdma_v2_4_set_clockgating_state
-ffffffff81db2d20 t sdma_v2_4_set_powergating_state
-ffffffff81db2d50 t sdma_v2_4_ring_get_rptr
-ffffffff81db2d90 t sdma_v2_4_ring_get_wptr
-ffffffff81db2de0 t sdma_v2_4_ring_set_wptr
-ffffffff81db2e10 t sdma_v2_4_ring_emit_ib
-ffffffff81db30a0 t sdma_v2_4_ring_emit_fence
-ffffffff81db34a0 t sdma_v2_4_ring_emit_pipeline_sync
-ffffffff81db3720 t sdma_v2_4_ring_emit_vm_flush
-ffffffff81db39a0 t sdma_v2_4_ring_emit_hdp_flush
-ffffffff81db3c20 t sdma_v2_4_ring_test_ring
-ffffffff81db3f90 t sdma_v2_4_ring_test_ib
-ffffffff81db4230 t sdma_v2_4_ring_insert_nop
-ffffffff81db43b0 t sdma_v2_4_ring_pad_ib
-ffffffff81db4540 t sdma_v2_4_ring_emit_wreg
-ffffffff81db4690 t sdma_v2_4_emit_copy_buffer
-ffffffff81db4740 t sdma_v2_4_emit_fill_buffer
-ffffffff81db47d0 t sdma_v2_4_vm_copy_pte
-ffffffff81db4880 t sdma_v2_4_vm_write_pte
-ffffffff81db4950 t sdma_v2_4_vm_set_pte_pde
-ffffffff81db4a40 t sdma_v2_4_set_trap_irq_state
-ffffffff81db4b00 t sdma_v2_4_process_trap_irq
-ffffffff81db4b60 t sdma_v2_4_process_illegal_inst_irq
-ffffffff81db4bc0 t sdma_v2_4_enable
-ffffffff81db5000 t sdma_v3_0_early_init
-ffffffff81db5120 t sdma_v3_0_sw_init
-ffffffff81db54c0 t sdma_v3_0_sw_fini
-ffffffff81db55a0 t sdma_v3_0_hw_init
-ffffffff81db5820 t sdma_v3_0_hw_fini
-ffffffff81db5860 t sdma_v3_0_suspend
-ffffffff81db58a0 t sdma_v3_0_resume
-ffffffff81db58b0 t sdma_v3_0_is_idle
-ffffffff81db58f0 t sdma_v3_0_wait_for_idle
-ffffffff81db5980 t sdma_v3_0_check_soft_reset
-ffffffff81db59d0 t sdma_v3_0_pre_soft_reset
-ffffffff81db5a20 t sdma_v3_0_soft_reset
-ffffffff81db5af0 t sdma_v3_0_post_soft_reset
-ffffffff81db5b30 t sdma_v3_0_set_clockgating_state
-ffffffff81db5d90 t sdma_v3_0_set_powergating_state
-ffffffff81db5dc0 t sdma_v3_0_get_clockgating_state
-ffffffff81db5e40 t sdma_v3_0_ring_get_rptr
-ffffffff81db5e80 t sdma_v3_0_ring_get_wptr
-ffffffff81db5f00 t sdma_v3_0_ring_set_wptr
-ffffffff81db5fc0 t sdma_v3_0_ring_emit_ib
-ffffffff81db6250 t sdma_v3_0_ring_emit_fence
-ffffffff81db6650 t sdma_v3_0_ring_emit_pipeline_sync
-ffffffff81db68d0 t sdma_v3_0_ring_emit_vm_flush
-ffffffff81db6b50 t sdma_v3_0_ring_emit_hdp_flush
-ffffffff81db6dd0 t sdma_v3_0_ring_test_ring
-ffffffff81db7140 t sdma_v3_0_ring_test_ib
-ffffffff81db73e0 t sdma_v3_0_ring_insert_nop
-ffffffff81db7560 t sdma_v3_0_ring_pad_ib
-ffffffff81db76f0 t sdma_v3_0_ring_emit_wreg
-ffffffff81db7840 t sdma_v3_0_emit_copy_buffer
-ffffffff81db78f0 t sdma_v3_0_emit_fill_buffer
-ffffffff81db7980 t sdma_v3_0_vm_copy_pte
-ffffffff81db7a30 t sdma_v3_0_vm_write_pte
-ffffffff81db7b00 t sdma_v3_0_vm_set_pte_pde
-ffffffff81db7bf0 t sdma_v3_0_set_trap_irq_state
-ffffffff81db7cb0 t sdma_v3_0_process_trap_irq
-ffffffff81db7d10 t sdma_v3_0_process_illegal_inst_irq
-ffffffff81db7d70 t sdma_v3_0_ctx_switch_enable
-ffffffff81db7f20 t sdma_v3_0_enable
-ffffffff81db80c0 t sdma_v3_0_gfx_resume
-ffffffff81db9000 t sdma_v4_0_early_init
-ffffffff81db9120 t sdma_v4_0_sw_init
-ffffffff81db9500 t sdma_v4_0_sw_fini
-ffffffff81db95e0 t sdma_v4_0_hw_init
-ffffffff81db99d0 t sdma_v4_0_hw_fini
-ffffffff81db9a20 t sdma_v4_0_suspend
-ffffffff81db9a70 t sdma_v4_0_resume
-ffffffff81db9a80 t sdma_v4_0_is_idle
-ffffffff81db9b20 t sdma_v4_0_wait_for_idle
-ffffffff81db9be0 t sdma_v4_0_soft_reset
-ffffffff81db9c10 t sdma_v4_0_set_clockgating_state
-ffffffff81db9ec0 t sdma_v4_0_set_powergating_state
-ffffffff81db9f10 t sdma_v4_0_get_clockgating_state
-ffffffff81db9fa0 t sdma_v4_0_ring_get_rptr
-ffffffff81db9fe0 t sdma_v4_0_ring_get_wptr
-ffffffff81dba0b0 t sdma_v4_0_ring_set_wptr
-ffffffff81dba180 t sdma_v4_0_ring_emit_ib
-ffffffff81dba410 t sdma_v4_0_ring_emit_fence
-ffffffff81dba860 t sdma_v4_0_ring_emit_pipeline_sync
-ffffffff81dba8b0 t sdma_v4_0_ring_emit_vm_flush
-ffffffff81dba8d0 t sdma_v4_0_ring_emit_hdp_flush
-ffffffff81dba970 t sdma_v4_0_ring_test_ring
-ffffffff81dbace0 t sdma_v4_0_ring_test_ib
-ffffffff81dbaf80 t sdma_v4_0_ring_insert_nop
-ffffffff81dbb100 t sdma_v4_0_ring_pad_ib
-ffffffff81dbb290 t sdma_v4_0_ring_emit_wreg
-ffffffff81dbb3e0 t sdma_v4_0_ring_emit_reg_wait
-ffffffff81dbb430 t sdma_v4_0_wait_reg_mem
-ffffffff81dbb760 t sdma_v4_0_emit_copy_buffer
-ffffffff81dbb810 t sdma_v4_0_emit_fill_buffer
-ffffffff81dbb8a0 t sdma_v4_0_vm_copy_pte
-ffffffff81dbb960 t sdma_v4_0_vm_write_pte
-ffffffff81dbba30 t sdma_v4_0_vm_set_pte_pde
-ffffffff81dbbb30 t sdma_v4_0_set_trap_irq_state
-ffffffff81dbbbc0 t sdma_v4_0_process_trap_irq
-ffffffff81dbbc20 t sdma_v4_0_process_illegal_inst_irq
-ffffffff81dbbc80 t sdma_v4_0_ctx_switch_enable
-ffffffff81dbbe20 t sdma_v4_0_enable
-ffffffff81dbbfd0 t sdma_v4_0_gfx_resume
-ffffffff81dbc590 t sdma_v4_1_update_power_gating
-ffffffff81dbd000 T soc15_grbm_select
-ffffffff81dbd050 T soc15_program_register_sequence
-ffffffff81dbd150 T soc15_set_ip_blocks
-ffffffff81dbd410 t soc15_common_early_init
-ffffffff81dbd610 t soc15_common_late_init
-ffffffff81dbd650 t soc15_common_sw_init
-ffffffff81dbd690 t soc15_common_sw_fini
-ffffffff81dbd6c0 t soc15_common_hw_init
-ffffffff81dbd740 t soc15_common_hw_fini
-ffffffff81dbd7b0 t soc15_common_suspend
-ffffffff81dbd820 t soc15_common_resume
-ffffffff81dbd8a0 t soc15_common_is_idle
-ffffffff81dbd8d0 t soc15_common_wait_for_idle
-ffffffff81dbd900 t soc15_common_soft_reset
-ffffffff81dbd930 t soc15_common_set_clockgating_state
-ffffffff81dbddc0 t soc15_common_set_powergating_state
-ffffffff81dbddf0 t soc15_common_get_clockgating_state
-ffffffff81dbded0 t soc15_pcie_rreg
-ffffffff81dbdf80 t soc15_pcie_wreg
-ffffffff81dbe030 t soc15_uvd_ctx_rreg
-ffffffff81dbe0d0 t soc15_uvd_ctx_wreg
-ffffffff81dbe150 t soc15_didt_rreg
-ffffffff81dbe1f0 t soc15_didt_wreg
-ffffffff81dbe270 t soc15_gc_cac_rreg
-ffffffff81dbe300 t soc15_gc_cac_wreg
-ffffffff81dbe380 t soc15_se_cac_rreg
-ffffffff81dbe410 t soc15_se_cac_wreg
-ffffffff81dbe490 t soc15_read_disabled_bios
-ffffffff81dbe4c0 t soc15_read_bios_from_rom
-ffffffff81dbe580 t soc15_read_register
-ffffffff81dbe660 t soc15_vga_set_state
-ffffffff81dbe690 t soc15_asic_reset
-ffffffff81dbe730 t soc15_get_xclk
-ffffffff81dbe770 t soc15_set_uvd_clocks
-ffffffff81dbe7a0 t soc15_set_vce_clocks
-ffffffff81dbe7d0 t soc15_get_config_memsize
-ffffffff81dbe7f0 t soc15_flush_hdp
-ffffffff81dbe810 t soc15_invalidate_hdp
-ffffffff81dbe870 t soc15_need_full_reset
-ffffffff81dbf000 t tonga_ih_early_init
-ffffffff81dbf050 t tonga_ih_sw_init
-ffffffff81dbf0b0 t tonga_ih_sw_fini
-ffffffff81dbf100 t tonga_ih_hw_init
-ffffffff81dbf340 t tonga_ih_hw_fini
-ffffffff81dbf3e0 t tonga_ih_suspend
-ffffffff81dbf480 t tonga_ih_resume
-ffffffff81dbf4c0 t tonga_ih_is_idle
-ffffffff81dbf500 t tonga_ih_wait_for_idle
-ffffffff81dbf590 t tonga_ih_check_soft_reset
-ffffffff81dbf5e0 t tonga_ih_pre_soft_reset
-ffffffff81dbf690 t tonga_ih_soft_reset
-ffffffff81dbf760 t tonga_ih_post_soft_reset
-ffffffff81dbf7a0 t tonga_ih_set_clockgating_state
-ffffffff81dbf7d0 t tonga_ih_set_powergating_state
-ffffffff81dbf800 t tonga_ih_get_wptr
-ffffffff81dbf900 t tonga_ih_prescreen_iv
-ffffffff81dbf980 t tonga_ih_decode_iv
-ffffffff81dbfa00 t tonga_ih_set_rptr
-ffffffff81dc0000 t uvd_v5_0_early_init
-ffffffff81dc0050 t uvd_v5_0_sw_init
-ffffffff81dc0120 t uvd_v5_0_sw_fini
-ffffffff81dc0170 t uvd_v5_0_hw_init
-ffffffff81dc06a0 t uvd_v5_0_hw_fini
-ffffffff81dc06f0 t uvd_v5_0_suspend
-ffffffff81dc0740 t uvd_v5_0_resume
-ffffffff81dc0790 t uvd_v5_0_is_idle
-ffffffff81dc07d0 t uvd_v5_0_wait_for_idle
-ffffffff81dc0850 t uvd_v5_0_soft_reset
-ffffffff81dc0900 t uvd_v5_0_set_clockgating_state
-ffffffff81dc0aa0 t uvd_v5_0_set_powergating_state
-ffffffff81dc0ae0 t uvd_v5_0_get_clockgating_state
-ffffffff81dc0b50 t uvd_v5_0_ring_get_rptr
-ffffffff81dc0b90 t uvd_v5_0_ring_get_wptr
-ffffffff81dc0bd0 t uvd_v5_0_ring_set_wptr
-ffffffff81dc0bf0 t uvd_v5_0_ring_emit_ib
-ffffffff81dc0e60 t uvd_v5_0_ring_emit_fence
-ffffffff81dc1410 t uvd_v5_0_ring_test_ring
-ffffffff81dc15f0 t uvd_v5_0_ring_insert_nop
-ffffffff81dc1740 t uvd_v5_0_set_interrupt_state
-ffffffff81dc1770 t uvd_v5_0_process_interrupt
-ffffffff81dc17b0 t uvd_v5_0_stop
-ffffffff81dc18d0 t uvd_v5_0_start
-ffffffff81dc3000 t uvd_v6_0_early_init
-ffffffff81dc3130 t uvd_v6_0_sw_init
-ffffffff81dc3370 t uvd_v6_0_sw_fini
-ffffffff81dc3420 t uvd_v6_0_hw_init
-ffffffff81dc39e0 t uvd_v6_0_hw_fini
-ffffffff81dc3a30 t uvd_v6_0_suspend
-ffffffff81dc3a70 t uvd_v6_0_resume
-ffffffff81dc3ac0 t uvd_v6_0_is_idle
-ffffffff81dc3b00 t uvd_v6_0_wait_for_idle
-ffffffff81dc3b80 t uvd_v6_0_check_soft_reset
-ffffffff81dc3bf0 t uvd_v6_0_pre_soft_reset
-ffffffff81dc3c30 t uvd_v6_0_soft_reset
-ffffffff81dc3d00 t uvd_v6_0_post_soft_reset
-ffffffff81dc3da0 t uvd_v6_0_set_clockgating_state
-ffffffff81dc3f30 t uvd_v6_0_set_powergating_state
-ffffffff81dc3fa0 t uvd_v6_0_get_clockgating_state
-ffffffff81dc4020 t uvd_v6_0_ring_get_rptr
-ffffffff81dc4060 t uvd_v6_0_ring_get_wptr
-ffffffff81dc40a0 t uvd_v6_0_ring_set_wptr
-ffffffff81dc40c0 t uvd_v6_0_ring_emit_ib
-ffffffff81dc43f0 t uvd_v6_0_ring_emit_fence
-ffffffff81dc49a0 t uvd_v6_0_ring_emit_pipeline_sync
-ffffffff81dc4d90 t uvd_v6_0_ring_emit_vm_flush
-ffffffff81dc50f0 t uvd_v6_0_ring_emit_hdp_flush
-ffffffff81dc5120 t uvd_v6_0_ring_test_ring
-ffffffff81dc5300 t uvd_v6_0_ring_insert_nop
-ffffffff81dc5450 t uvd_v6_0_ring_emit_wreg
-ffffffff81dc56d0 t uvd_v6_0_enc_ring_get_rptr
-ffffffff81dc5730 t uvd_v6_0_enc_ring_get_wptr
-ffffffff81dc5790 t uvd_v6_0_enc_ring_set_wptr
-ffffffff81dc57d0 t uvd_v6_0_enc_ring_emit_ib
-ffffffff81dc59e0 t uvd_v6_0_enc_ring_emit_fence
-ffffffff81dc5c20 t uvd_v6_0_enc_ring_emit_pipeline_sync
-ffffffff81dc5dd0 t uvd_v6_0_enc_ring_emit_vm_flush
-ffffffff81dc5fe0 t uvd_v6_0_enc_ring_test_ring
-ffffffff81dc6150 t uvd_v6_0_enc_ring_test_ib
-ffffffff81dc66e0 t uvd_v6_0_enc_ring_insert_end
-ffffffff81dc6770 t uvd_v6_0_set_interrupt_state
-ffffffff81dc67a0 t uvd_v6_0_process_interrupt
-ffffffff81dc6860 t uvd_v6_0_stop
-ffffffff81dc6980 t uvd_v6_0_start
-ffffffff81dc8000 T uvd_v7_0_enc_get_destroy_msg
-ffffffff81dc82b0 t uvd_v7_0_early_init
-ffffffff81dc85a0 t uvd_v7_0_sw_init
-ffffffff81dc88d0 t uvd_v7_0_sw_fini
-ffffffff81dc89c0 t uvd_v7_0_hw_init
-ffffffff81dca650 t uvd_v7_0_hw_fini
-ffffffff81dca8d0 t uvd_v7_0_suspend
-ffffffff81dca8f0 t uvd_v7_0_resume
-ffffffff81dca940 t uvd_v7_0_set_clockgating_state
-ffffffff81dca970 t uvd_v7_0_ring_get_rptr
-ffffffff81dca9c0 t uvd_v7_0_ring_get_wptr
-ffffffff81dcaa10 t uvd_v7_0_ring_set_wptr
-ffffffff81dcaa40 t uvd_v7_0_ring_patch_cs_in_place
-ffffffff81dcaaf0 t uvd_v7_0_ring_emit_ib
-ffffffff81dcae80 t uvd_v7_0_ring_emit_fence
-ffffffff81dcb4d0 t uvd_v7_0_ring_emit_vm_flush
-ffffffff81dcb540 t uvd_v7_0_ring_emit_hdp_flush
-ffffffff81dcb570 t uvd_v7_0_ring_test_ring
-ffffffff81dcb7a0 t uvd_v7_0_ring_insert_nop
-ffffffff81dcb920 t uvd_v7_0_ring_emit_wreg
-ffffffff81dcbbf0 t uvd_v7_0_ring_emit_reg_wait
-ffffffff81dcbf90 t uvd_v7_0_enc_ring_get_rptr
-ffffffff81dcc010 t uvd_v7_0_enc_ring_get_wptr
-ffffffff81dcc0b0 t uvd_v7_0_enc_ring_set_wptr
-ffffffff81dcc140 t uvd_v7_0_enc_ring_emit_ib
-ffffffff81dcc350 t uvd_v7_0_enc_ring_emit_fence
-ffffffff81dcc590 t uvd_v7_0_enc_ring_emit_vm_flush
-ffffffff81dcc600 t uvd_v7_0_enc_ring_test_ring
-ffffffff81dcc780 t uvd_v7_0_enc_ring_test_ib
-ffffffff81dccb00 t uvd_v7_0_enc_ring_insert_end
-ffffffff81dccb90 t uvd_v7_0_enc_ring_emit_wreg
-ffffffff81dccce0 t uvd_v7_0_enc_ring_emit_reg_wait
-ffffffff81dccea0 t uvd_v7_0_set_interrupt_state
-ffffffff81dcced0 t uvd_v7_0_process_interrupt
-ffffffff81dcd000 t vce_v3_0_early_init
-ffffffff81dcd190 t vce_v3_0_sw_init
-ffffffff81dcd2c0 t vce_v3_0_sw_fini
-ffffffff81dcd310 t vce_v3_0_hw_init
-ffffffff81dcd420 t vce_v3_0_hw_fini
-ffffffff81dcd4e0 t vce_v3_0_suspend
-ffffffff81dcd5b0 t vce_v3_0_resume
-ffffffff81dcd600 t vce_v3_0_is_idle
-ffffffff81dcd660 t vce_v3_0_wait_for_idle
-ffffffff81dcd710 t vce_v3_0_check_soft_reset
-ffffffff81dcd800 t vce_v3_0_pre_soft_reset
-ffffffff81dcd940 t vce_v3_0_soft_reset
-ffffffff81dcda10 t vce_v3_0_post_soft_reset
-ffffffff81dcdac0 t vce_v3_0_set_clockgating_state
-ffffffff81dcddd0 t vce_v3_0_set_powergating_state
-ffffffff81dce670 t vce_v3_0_get_clockgating_state
-ffffffff81dce720 t vce_v3_0_ring_get_rptr
-ffffffff81dce810 t vce_v3_0_ring_get_wptr
-ffffffff81dce900 t vce_v3_0_ring_set_wptr
-ffffffff81dce9e0 t vce_v3_0_ring_emit_ib
-ffffffff81dcebf0 t vce_v3_0_emit_pipeline_sync
-ffffffff81dceda0 t vce_v3_0_emit_vm_flush
-ffffffff81dcf010 t vce_v3_0_set_interrupt_state
-ffffffff81dcf080 t vce_v3_0_process_interrupt
-ffffffff81dcf120 t vce_v3_0_stop
-ffffffff81dd0000 t vce_v4_0_early_init
-ffffffff81dd0080 t vce_v4_0_sw_init
-ffffffff81dd0290 t vce_v4_0_sw_fini
-ffffffff81dd0310 t vce_v4_0_hw_init
-ffffffff81dd14b0 t vce_v4_0_hw_fini
-ffffffff81dd15f0 t vce_v4_0_suspend
-ffffffff81dd1670 t vce_v4_0_resume
-ffffffff81dd1700 t vce_v4_0_set_clockgating_state
-ffffffff81dd1730 t vce_v4_0_ring_get_rptr
-ffffffff81dd17a0 t vce_v4_0_ring_get_wptr
-ffffffff81dd1830 t vce_v4_0_ring_set_wptr
-ffffffff81dd18c0 t vce_v4_0_ring_emit_ib
-ffffffff81dd1ad0 t vce_v4_0_ring_emit_fence
-ffffffff81dd1d10 t vce_v4_0_emit_vm_flush
-ffffffff81dd1d80 t vce_v4_0_ring_insert_end
-ffffffff81dd1e10 t vce_v4_0_emit_wreg
-ffffffff81dd1f60 t vce_v4_0_emit_reg_wait
-ffffffff81dd2120 t vce_v4_0_set_interrupt_state
-ffffffff81dd21b0 t vce_v4_0_process_interrupt
-ffffffff81dd3000 t vcn_v1_0_early_init
-ffffffff81dd3090 t vcn_v1_0_sw_init
-ffffffff81dd32b0 t vcn_v1_0_sw_fini
-ffffffff81dd3300 t vcn_v1_0_hw_init
-ffffffff81dd3410 t vcn_v1_0_hw_fini
-ffffffff81dd3470 t vcn_v1_0_suspend
-ffffffff81dd34c0 t vcn_v1_0_resume
-ffffffff81dd35d0 t vcn_v1_0_is_idle
-ffffffff81dd3620 t vcn_v1_0_wait_for_idle
-ffffffff81dd36d0 t vcn_v1_0_set_clockgating_state
-ffffffff81dd3740 t vcn_v1_0_set_powergating_state
-ffffffff81dd4f30 t vcn_v1_0_dec_ring_get_rptr
-ffffffff81dd4f80 t vcn_v1_0_dec_ring_get_wptr
-ffffffff81dd4fd0 t vcn_v1_0_dec_ring_set_wptr
-ffffffff81dd5000 t vcn_v1_0_dec_ring_emit_ib
-ffffffff81dd5380 t vcn_v1_0_dec_ring_emit_fence
-ffffffff81dd59a0 t vcn_v1_0_dec_ring_emit_vm_flush
-ffffffff81dd5a10 t vcn_v1_0_dec_ring_insert_nop
-ffffffff81dd5b80 t vcn_v1_0_dec_ring_insert_start
-ffffffff81dd5d50 t vcn_v1_0_dec_ring_insert_end
-ffffffff81dd5e60 t vcn_v1_0_dec_ring_emit_wreg
-ffffffff81dd6110 t vcn_v1_0_dec_ring_emit_reg_wait
-ffffffff81dd6490 t vcn_v1_0_enc_ring_get_rptr
-ffffffff81dd6500 t vcn_v1_0_enc_ring_get_wptr
-ffffffff81dd6570 t vcn_v1_0_enc_ring_set_wptr
-ffffffff81dd65b0 t vcn_v1_0_enc_ring_emit_ib
-ffffffff81dd67c0 t vcn_v1_0_enc_ring_emit_fence
-ffffffff81dd6a00 t vcn_v1_0_enc_ring_emit_vm_flush
-ffffffff81dd6a70 t vcn_v1_0_enc_ring_insert_end
-ffffffff81dd6b00 t vcn_v1_0_enc_ring_emit_wreg
-ffffffff81dd6c50 t vcn_v1_0_enc_ring_emit_reg_wait
-ffffffff81dd6e10 t vcn_v1_0_jpeg_ring_get_rptr
-ffffffff81dd6e60 t vcn_v1_0_jpeg_ring_get_wptr
-ffffffff81dd6eb0 t vcn_v1_0_jpeg_ring_set_wptr
-ffffffff81dd6ee0 t vcn_v1_0_jpeg_ring_emit_ib
-ffffffff81dd77d0 t vcn_v1_0_jpeg_ring_emit_fence
-ffffffff81dd80a0 t vcn_v1_0_jpeg_ring_emit_vm_flush
-ffffffff81dd8110 t vcn_v1_0_jpeg_ring_nop
-ffffffff81dd8260 t vcn_v1_0_jpeg_ring_insert_start
-ffffffff81dd8420 t vcn_v1_0_jpeg_ring_insert_end
-ffffffff81dd85e0 t vcn_v1_0_jpeg_ring_emit_wreg
-ffffffff81dd8850 t vcn_v1_0_jpeg_ring_emit_reg_wait
-ffffffff81dd8c70 t vcn_v1_0_set_interrupt_state
-ffffffff81dd8ca0 t vcn_v1_0_process_interrupt
-ffffffff81dd8d30 t vcn_v1_0_enable_clock_gating
-ffffffff81dd8eb0 t vcn_v1_0_disable_clock_gating
-ffffffff81dda000 t vega10_ih_early_init
-ffffffff81dda040 t vega10_ih_sw_init
-ffffffff81dda160 t vega10_ih_sw_fini
-ffffffff81dda1c0 t vega10_ih_hw_init
-ffffffff81dda580 t vega10_ih_hw_fini
-ffffffff81dda650 t vega10_ih_suspend
-ffffffff81dda720 t vega10_ih_resume
-ffffffff81dda760 t vega10_ih_is_idle
-ffffffff81dda790 t vega10_ih_wait_for_idle
-ffffffff81dda7c0 t vega10_ih_soft_reset
-ffffffff81dda7f0 t vega10_ih_set_clockgating_state
-ffffffff81dda820 t vega10_ih_set_powergating_state
-ffffffff81dda850 t vega10_ih_get_wptr
-ffffffff81dda960 t vega10_ih_prescreen_iv
-ffffffff81ddaac0 t vega10_ih_decode_iv
-ffffffff81ddab90 t vega10_ih_set_rptr
-ffffffff81ddb000 T vega10_reg_base_init
-ffffffff81ddc000 T vega20_reg_base_init
-ffffffff81ddd000 T vi_srbm_select
-ffffffff81ddd040 T vi_set_ip_blocks
-ffffffff81ddd5a0 t vi_common_early_init
-ffffffff81ddd820 t vi_common_late_init
-ffffffff81ddd860 t vi_common_sw_init
-ffffffff81ddd8a0 t vi_common_sw_fini
-ffffffff81ddd8d0 t vi_common_hw_init
-ffffffff81ddd9e0 t vi_common_hw_fini
-ffffffff81ddda60 t vi_common_suspend
-ffffffff81dddae0 t vi_common_resume
-ffffffff81dddb20 t vi_common_is_idle
-ffffffff81dddb50 t vi_common_wait_for_idle
-ffffffff81dddb80 t vi_common_soft_reset
-ffffffff81dddbb0 t vi_common_set_clockgating_state
-ffffffff81dde1e0 t vi_common_set_powergating_state
-ffffffff81dde210 t vi_common_get_clockgating_state
-ffffffff81dde2d0 t cz_smc_rreg
-ffffffff81dde350 t cz_smc_wreg
-ffffffff81dde3b0 t vi_smc_rreg
-ffffffff81dde430 t vi_smc_wreg
-ffffffff81dde490 t vi_pcie_rreg
-ffffffff81dde520 t vi_pcie_wreg
-ffffffff81dde5a0 t vi_uvd_ctx_rreg
-ffffffff81dde620 t vi_uvd_ctx_wreg
-ffffffff81dde690 t vi_didt_rreg
-ffffffff81dde710 t vi_didt_wreg
-ffffffff81dde770 t vi_gc_cac_rreg
-ffffffff81dde7f0 t vi_gc_cac_wreg
-ffffffff81dde850 t vi_read_disabled_bios
-ffffffff81ddea20 t vi_read_bios_from_rom
-ffffffff81ddeb20 t vi_read_register
-ffffffff81ddeda0 t vi_vga_set_state
-ffffffff81ddedd0 t vi_asic_reset
-ffffffff81ddeea0 t vi_get_xclk
-ffffffff81ddef30 t vi_set_uvd_clocks
-ffffffff81ddefd0 t vi_set_vce_clocks
-ffffffff81ddf290 t vi_get_config_memsize
-ffffffff81ddf2b0 t vi_flush_hdp
-ffffffff81ddf320 t vi_invalidate_hdp
-ffffffff81ddf390 t vi_need_full_reset
-ffffffff81ddf3d0 t vi_set_uvd_clock
-ffffffff81de0000 T pci_mcfg_init
-ffffffff81de0050 T pci_lookup_segment
-ffffffff81de00b0 T pci_attach_hook
-ffffffff81de01d0 T pci_make_tag
-ffffffff81de0240 T pci_conf_read
-ffffffff81de0390 T pci_bus_maxdevs
-ffffffff81de03c0 T pci_decompose_tag
-ffffffff81de0420 T pci_conf_size
-ffffffff81de0470 T pci_mcfg_map_bus
-ffffffff81de04f0 T pci_conf_write
-ffffffff81de0630 T pci_msix_table_map
-ffffffff81de0750 T pci_msix_table_unmap
-ffffffff81de07f0 T msi_hwmask
-ffffffff81de0820 T msi_hwunmask
-ffffffff81de0850 T msi_addroute
-ffffffff81de0950 T msi_delroute
-ffffffff81de09c0 T pci_intr_map_msi
-ffffffff81de0a40 T msix_hwmask
-ffffffff81de0a70 T msix_hwunmask
-ffffffff81de0aa0 T msix_addroute
-ffffffff81de0ca0 T msix_delroute
-ffffffff81de0e00 T pci_intr_map_msix
-ffffffff81de0ed0 T pci_intr_map
-ffffffff81de1110 T pci_intr_string
-ffffffff81de11f0 T pci_intr_establish
-ffffffff81de1340 T pci_intr_disestablish
-ffffffff81de1350 T pci_init_extents
-ffffffff81de1540 T pci_dev_postattach
-ffffffff81de1550 T pci_min_powerstate
-ffffffff81de1560 T pci_set_powerstate_md
-ffffffff81de2000 T pciide_machdep_compat_intr_establish
-ffffffff81de2060 T pciide_machdep_compat_intr_disestablish
-ffffffff81de3000 T vga_post_init
-ffffffff81de32e0 t vm86_emu_inb
-ffffffff81de3320 t vm86_emu_inw
-ffffffff81de3360 t vm86_emu_inl
-ffffffff81de33a0 t vm86_emu_outb
-ffffffff81de33e0 t vm86_emu_outw
-ffffffff81de3420 t vm86_emu_outl
-ffffffff81de3460 T vga_post_call
-ffffffff81de34d0 T vga_post_free
-ffffffff81de3530 T ddb_vgapost
-ffffffff81de4000 T pchbmatch
-ffffffff81de4040 T pchbattach
-ffffffff81de44b0 T pchbactivate
-ffffffff81de4520 T pchb_amd64ht_attach
-ffffffff81de4660 T pchb_rnd
-ffffffff81de46e0 T pchb_print
-ffffffff81de5000 T amas_match
-ffffffff81de5050 T amas_attach
-ffffffff81de50b0 T amas_intl_nodes
-ffffffff81de5130 T amas_get_pagerange
-ffffffff81de6000 T agp_flush_cache
-ffffffff81de6030 T agp_flush_cache_range
-ffffffff81de6040 T agp_init_map
-ffffffff81de6100 T agp_destroy_map
-ffffffff81de6140 T agp_map_subregion
-ffffffff81de6170 T agp_unmap_subregion
-ffffffff81de61a0 T agp_map_atomic
-ffffffff81de61d0 T agp_unmap_atomic
-ffffffff81de7000 T cardslotmatch
-ffffffff81de7050 T cardslotattach
-ffffffff81de72b0 T cardslot_event
-ffffffff81de7300 T cardslot_cb_print
-ffffffff81de7350 T cardslot_16_print
-ffffffff81de73a0 T cardslot_16_submatch
-ffffffff81de73e0 T cardslot_event_throw
-ffffffff81de7480 T cardslot_process_event
-ffffffff81de8000 T cardbusmatch
-ffffffff81de8050 T cardbusattach
-ffffffff81de8130 T cardbus_read_tuples
-ffffffff81de84e0 T parse_tuple
-ffffffff81de87b0 T cardbus_attach_card
-ffffffff81de8f60 T enable_function
-ffffffff81de8ff0 T decode_tuples
-ffffffff81de90c0 T cardbusprint
-ffffffff81de91b0 T cardbussubmatch
-ffffffff81de9210 T disable_function
-ffffffff81de9270 T cardbus_detach_card
-ffffffff81de9360 T cardbus_intr_establish
-ffffffff81de9390 T cardbus_intr_disestablish
-ffffffff81de93b0 T cardbus_function_enable
-ffffffff81de9480 T cardbus_function_disable
-ffffffff81de94e0 T cardbus_matchbyid
-ffffffff81de9550 T decode_tuple
-ffffffff81dea000 T cardbus_mapreg_map
-ffffffff81dea1b0 T cardbus_mapreg_unmap
-ffffffff81deb000 T cardbus_read_exrom
-ffffffff81dec000 T rbus_space_alloc
-ffffffff81dec060 T rbus_space_alloc_subregion
-ffffffff81dec240 T rbus_space_free
-ffffffff81dec2d0 T rbus_new_body
-ffffffff81dec360 T rbus_new_root_delegate
-ffffffff81dec430 T rbus_new_root_share
-ffffffff81ded000 T com_cardbus_match
-ffffffff81ded070 T com_cardbus_attach
-ffffffff81ded230 T com_cardbus_detach
-ffffffff81ded2c0 T com_cardbus_find_csdev
-ffffffff81ded450 T com_cardbus_gofigure
-ffffffff81ded8e0 T com_cardbus_enable
-ffffffff81ded9b0 T com_cardbus_disable
-ffffffff81deda00 T com_cardbus_setup
-ffffffff81dee000 T xl_cardbus_match
-ffffffff81dee0c0 T xl_cardbus_attach
-ffffffff81dee450 T xl_cardbus_detach
-ffffffff81dee500 T xl_cardbus_lookup
-ffffffff81dee5c0 T xl_cardbus_intr_ack
-ffffffff81def000 T dc_cardbus_match
-ffffffff81def020 T dc_cardbus_attach
-ffffffff81def3c0 T dc_cardbus_detach
-ffffffff81def450 T dc_cardbus_setup
-ffffffff81df0000 T fxp_cardbus_match
-ffffffff81df0020 T fxp_cardbus_attach
-ffffffff81df0240 T fxp_cardbus_detach
-ffffffff81df02d0 T fxp_cardbus_setup
-ffffffff81df1000 t rl_cardbus_match
-ffffffff81df1020 t rl_cardbus_attach
-ffffffff81df11d0 t rl_cardbus_detach
-ffffffff81df1290 T rl_cardbus_setup
-ffffffff81df2000 T re_cardbus_probe
-ffffffff81df2020 T re_cardbus_attach
-ffffffff81df2230 T re_cardbus_detach
-ffffffff81df2310 T re_cardbus_setup
-ffffffff81df3000 T ath_cardbus_match
-ffffffff81df3050 T ath_cardbus_attach
-ffffffff81df3180 T ath_cardbus_detach
-ffffffff81df3250 T ath_cardbus_enable
-ffffffff81df3320 T ath_cardbus_disable
-ffffffff81df3370 T ath_cardbus_power
-ffffffff81df33a0 T ath_cardbus_setup
-ffffffff81df4000 T athn_cardbus_match
-ffffffff81df4020 T athn_cardbus_attach
-ffffffff81df4170 T athn_cardbus_detach
-ffffffff81df4210 T athn_cardbus_enable
-ffffffff81df42e0 T athn_cardbus_disable
-ffffffff81df4330 T athn_cardbus_power
-ffffffff81df4360 T athn_cardbus_read
-ffffffff81df4380 T athn_cardbus_write
-ffffffff81df43b0 T athn_cardbus_write_barrier
-ffffffff81df43e0 T athn_cardbus_setup
-ffffffff81df5000 T atw_cardbus_match
-ffffffff81df5020 T atw_cardbus_attach
-ffffffff81df5230 T atw_cardbus_detach
-ffffffff81df52f0 T atw_cardbus_enable
-ffffffff81df53c0 T atw_cardbus_disable
-ffffffff81df5410 T atw_cardbus_power
-ffffffff81df5440 T atw_cardbus_setup
-ffffffff81df6000 T rtw_cardbus_match
-ffffffff81df6020 T rtw_cardbus_attach
-ffffffff81df6270 T rtw_cardbus_detach
-ffffffff81df6390 T rtw_cardbus_intr_ack
-ffffffff81df63b0 T rtw_cardbus_funcregen
-ffffffff81df6410 T rtw_cardbus_enable
-ffffffff81df6570 T rtw_cardbus_disable
-ffffffff81df6660 T rtw_cardbus_power
-ffffffff81df6690 T rtw_cardbus_setup
-ffffffff81df7000 T ral_cardbus_match
-ffffffff81df7020 T ral_cardbus_attach
-ffffffff81df7230 T ral_cardbus_detach
-ffffffff81df72e0 T ral_cardbus_activate
-ffffffff81df7360 T ral_cardbus_enable
-ffffffff81df74c0 T ral_cardbus_disable
-ffffffff81df7510 T ral_cardbus_setup
-ffffffff81df75b0 T ral_cardbus_wakeup
-ffffffff81df8000 T acx_cardbus_match
-ffffffff81df8020 T acx_cardbus_attach
-ffffffff81df8260 T acx_cardbus_detach
-ffffffff81df8380 T acx_cardbus_enable
-ffffffff81df8450 T acx_cardbus_disable
-ffffffff81df84a0 T acx_cardbus_power
-ffffffff81df84d0 T acx_cardbus_setup
-ffffffff81df9000 T pgt_cardbus_match
-ffffffff81df9020 T pgt_cardbus_attach
-ffffffff81df9220 T pgt_cardbus_detach
-ffffffff81df92c0 T pgt_cardbus_enable
-ffffffff81df9410 T pgt_cardbus_disable
-ffffffff81df9460 T pgt_cardbus_power
-ffffffff81df94b0 T pgt_cardbus_setup
-ffffffff81dfa000 T ehci_cardbus_match
-ffffffff81dfa040 T ehci_cardbus_attach
-ffffffff81dfa2e0 T ehci_cardbus_detach
-ffffffff81dfb000 T ohci_cardbus_match
-ffffffff81dfb040 T ohci_cardbus_attach
-ffffffff81dfb2e0 T ohci_cardbus_detach
-ffffffff81dfc000 T uhci_cardbus_match
-ffffffff81dfc040 T uhci_cardbus_attach
-ffffffff81dfc350 T uhci_cardbus_detach
-ffffffff81dfd000 T malo_cardbus_match
-ffffffff81dfd020 T malo_cardbus_attach
-ffffffff81dfd270 T malo_cardbus_detach
-ffffffff81dfd340 T malo_cardbus_enable
-ffffffff81dfd4b0 T malo_cardbus_disable
-ffffffff81dfd500 T malo_cardbus_setup
-ffffffff81dfe000 T bwi_cardbus_match
-ffffffff81dfe020 T bwi_cardbus_attach
-ffffffff81dfe290 T bwi_cardbus_detach
-ffffffff81dfe330 T bwi_cardbus_enable
-ffffffff81dfe480 T bwi_cardbus_disable
-ffffffff81dfe4d0 T bwi_cardbus_setup
-ffffffff81dfe570 T bwi_cardbus_conf_read
-ffffffff81dfe590 T bwi_cardbus_conf_write
-ffffffff81dff000 T rbus_pccbb_parent_mem
-ffffffff81dff050 T rbus_pccbb_parent_io
-ffffffff81dff0c0 T pccbb_attach_hook
-ffffffff81e00000 T pcmcia_match
-ffffffff81e00050 T pcmcia_attach
-ffffffff81e000d0 T pcmcia_activate
-ffffffff81e00190 T pcmcia_ccr_read
-ffffffff81e001e0 T pcmcia_ccr_write
-ffffffff81e00240 T pcmcia_card_attach
-ffffffff81e00430 T pcmcia_print
-ffffffff81e006c0 T pcmcia_submatch
-ffffffff81e00710 T pcmcia_card_detach
-ffffffff81e007c0 T pcmcia_card_deactivate
-ffffffff81e00830 T pcmcia_card_gettype
-ffffffff81e00890 T pcmcia_function_init
-ffffffff81e008e0 T pcmcia_function_enable
-ffffffff81e00d10 T pcmcia_function_disable
-ffffffff81e00e30 T pcmcia_io_map
-ffffffff81e01070 T pcmcia_intr_establish
-ffffffff81e012c0 T pcmcia_card_intr
-ffffffff81e013d0 T pcmcia_intr_disestablish
-ffffffff81e015f0 T pcmcia_intr_string
-ffffffff81e02000 T pcmcia_cis_read_1
-ffffffff81e020e0 T pcmcia_read_cis
-ffffffff81e021d0 T pcmcia_scan_cis
-ffffffff81e03cc0 T pcmcia_parse_cis_tuple
-ffffffff81e04f50 T pcmcia_print_cis
-ffffffff81e06000 T pcmcia_check_cis_quirks
-ffffffff81e07000 T ep_pcmcia_match
-ffffffff81e07130 T ep_pcmcia_attach
-ffffffff81e075a0 T ep_pcmcia_detach
-ffffffff81e07630 T ep_pcmcia_activate
-ffffffff81e07700 T ep_pcmcia_lookup
-ffffffff81e07820 T ep_pcmcia_enable1
-ffffffff81e078c0 T ep_pcmcia_get_enaddr
-ffffffff81e08000 T ne_pcmcia_match
-ffffffff81e08120 T ne_pcmcia_attach
-ffffffff81e08700 T ne_pcmcia_detach
-ffffffff81e087b0 T ne_pcmcia_activate
-ffffffff81e088a0 T ne_pcmcia_get_enaddr
-ffffffff81e08a80 T ne_pcmcia_dl10019_get_enaddr
-ffffffff81e08cd0 T ne_pcmcia_ax88190_set_iobase
-ffffffff81e09000 T aic_pcmcia_match
-ffffffff81e090b0 T aic_pcmcia_attach
-ffffffff81e092c0 T aic_pcmcia_detach
-ffffffff81e0a000 T com_pcmcia_match
-ffffffff81e0a230 T com_pcmcia_attach
-ffffffff81e0a530 T com_pcmcia_detach
-ffffffff81e0a5c0 T com_pcmcia_activate
-ffffffff81e0a670 T com_pcmcia_enable1
-ffffffff81e0a710 T com_pcmcia_enable
-ffffffff81e0a810 T com_pcmcia_disable
-ffffffff81e0a850 T com_pcmcia_disable1
-ffffffff81e0b000 t wdc_pcmcia_match
-ffffffff81e0b0d0 t wdc_pcmcia_attach
-ffffffff81e0b550 T wdc_pcmcia_detach
-ffffffff81e0b650 T wdc_pcmcia_activate
-ffffffff81e0b770 T wdc_pcmcia_disk_device_interface_callback
-ffffffff81e0b810 T wdc_pcmcia_disk_device_interface
-ffffffff81e0b870 T wdc_pcmcia_lookup
-ffffffff81e0c000 T sm_pcmcia_match
-ffffffff81e0c110 T sm_pcmcia_attach
-ffffffff81e0c330 T sm_pcmcia_detach
-ffffffff81e0c3d0 T sm_pcmcia_activate
-ffffffff81e0c450 T sm_pcmcia_funce_enaddr
-ffffffff81e0c470 T sm_pcmcia_ascii_enaddr
-ffffffff81e0c570 T sm_pcmcia_lannid_ciscallback
-ffffffff81e0c680 T sm_pcmcia_enable
-ffffffff81e0c720 T sm_pcmcia_disable
-ffffffff81e0d000 T xe_pcmcia_match
-ffffffff81e0d050 T xe_pcmcia_attach
-ffffffff81e0d7a0 T xe_pcmcia_detach
-ffffffff81e0d860 T xe_pcmcia_activate
-ffffffff81e0db50 T xe_pcmcia_interpret_manfid
-ffffffff81e0dc00 T xe_pcmcia_funce_enaddr
-ffffffff81e0dc20 T xe_ioctl
-ffffffff81e0df80 T xe_start
-ffffffff81e0e230 T xe_watchdog
-ffffffff81e0e270 T xe_intr
-ffffffff81e0e640 T xe_full_reset
-ffffffff81e0ec20 T xe_mdi_read
-ffffffff81e0f5b0 T xe_mdi_write
-ffffffff81e0fed0 T xe_statchg
-ffffffff81e0ff00 T xe_mediachange
-ffffffff81e0ff80 T xe_mediastatus
-ffffffff81e0ffe0 T xe_init
-ffffffff81e10030 T xe_stop
-ffffffff81e10160 T xe_reset
-ffffffff81e102d0 T xe_pcmcia_lan_nid_ciscallback
-ffffffff81e10420 T xe_pcmcia_manfid_ciscallback
-ffffffff81e10540 T xe_get
-ffffffff81e10820 T xe_set_address
-ffffffff81e10ad0 T xe_cycle_power
-ffffffff81e11000 T wi_pcmcia_match
-ffffffff81e11130 T wi_pcmcia_attach
-ffffffff81e113e0 T wi_pcmcia_detach
-ffffffff81e114a0 T wi_pcmcia_activate
-ffffffff81e11590 T wi_pcmcia_wakeup
-ffffffff81e12000 T malo_pcmcia_match
-ffffffff81e12050 T malo_pcmcia_attach
-ffffffff81e12230 T malo_pcmcia_detach
-ffffffff81e122b0 T malo_pcmcia_activate
-ffffffff81e12510 T cmalo_intr
-ffffffff81e12780 T cmalo_attach
-ffffffff81e12c90 T cmalo_detach
-ffffffff81e12d70 T cmalo_stop
-ffffffff81e12eb0 T malo_pcmcia_wakeup
-ffffffff81e12f50 T cmalo_init
-ffffffff81e132e0 T cmalo_intr_mask
-ffffffff81e13370 T cmalo_fw_alloc
-ffffffff81e13450 T cmalo_fw_load_helper
-ffffffff81e136b0 T cmalo_fw_load_main
-ffffffff81e13b10 T cmalo_cmd_get_hwspec
-ffffffff81e13c60 T cmalo_ioctl
-ffffffff81e14090 T cmalo_start
-ffffffff81e14130 T cmalo_watchdog
-ffffffff81e14160 T cmalo_newstate
-ffffffff81e143f0 T cmalo_media_change
-ffffffff81e14450 T cmalo_cmd_set_scan
-ffffffff81e14580 T cmalo_fw_free
-ffffffff81e14600 T cmalo_cmd_set_macctrl
-ffffffff81e14760 T cmalo_cmd_set_txpower
-ffffffff81e148b0 T cmalo_cmd_set_antenna
-ffffffff81e14a10 T cmalo_cmd_set_radio
-ffffffff81e14b60 T cmalo_cmd_set_channel
-ffffffff81e14cb0 T cmalo_cmd_set_rate
-ffffffff81e14e30 T cmalo_cmd_set_snmp
-ffffffff81e14fb0 T cmalo_cmd_set_macaddr
-ffffffff81e15110 T cmalo_wep
-ffffffff81e151c0 T cmalo_cmd_set_reset
-ffffffff81e152c0 T cmalo_select_network
-ffffffff81e153c0 T cmalo_cmd_set_auth
-ffffffff81e15480 T cmalo_cmd_set_assoc
-ffffffff81e157e0 T cmalo_reflect_network
-ffffffff81e158e0 T cmalo_tx_done
-ffffffff81e159a0 T cmalo_rx
-ffffffff81e15b90 T cmalo_cmd_response
-ffffffff81e15db0 T cmalo_event
-ffffffff81e15e20 T cmalo_tx
-ffffffff81e16000 T cmalo_cmd_set_wep
-ffffffff81e16250 T cmalo_rate2bitmap
-ffffffff81e16290 T cmalo_hexdump
-ffffffff81e162c0 T cmalo_cmd_request
-ffffffff81e16420 T cmalo_cmd_rsp_hwspec
-ffffffff81e16490 T cmalo_cmd_rsp_scan
-ffffffff81e166b0 T cmalo_parse_elements
-ffffffff81e167b0 T cmalo_cmd_rsp_assoc
-ffffffff81e167f0 T cmalo_cmd_set_80211d
-ffffffff81e168e0 T cmalo_cmd_set_bgscan_config
-ffffffff81e16a40 T cmalo_cmd_set_bgscan_query
-ffffffff81e17000 T an_pcmcia_match
-ffffffff81e17060 T an_pcmcia_attach
-ffffffff81e17240 T an_pcmcia_detach
-ffffffff81e172d0 T an_pcmcia_activate
-ffffffff81e18000 T pcibmatch
-ffffffff81e180c0 T pcibattach
-ffffffff81e18100 T pcib_callback
-ffffffff81e18170 T pcib_print
-ffffffff81e19000 T amdpcib_match
-ffffffff81e19050 T amdpcib_attach
-ffffffff81e19180 T amdpcib_get_timecount
-ffffffff81e1a000 T tcpcib_match
-ffffffff81e1a050 T tcpcib_attach
-ffffffff81e1a300 T tcpcib_activate
-ffffffff81e1a5f0 T tcpcib_wdt_init
-ffffffff81e1a720 T tcpcib_wdt_start
-ffffffff81e1a750 T tcpcib_wdt_stop
-ffffffff81e1a7d0 T tcpcib_hpet_get_timecount
-ffffffff81e1a800 T tcpcib_wdt_cb
-ffffffff81e1b000 T aapic_match
-ffffffff81e1b030 T aapic_attach
-ffffffff81e1c000 T hme_config
-ffffffff81e1c5a0 T hme_stop
-ffffffff81e1c7c0 T hme_start
-ffffffff81e1cab0 T hme_ioctl
-ffffffff81e1cc60 T hme_watchdog
-ffffffff81e1ccc0 t hme_mii_readreg
-ffffffff81e1ce50 t hme_mii_writereg
-ffffffff81e1cfe0 t hme_mii_statchg
-ffffffff81e1d060 T hme_mediachange
-ffffffff81e1d170 T hme_mediastatus
-ffffffff81e1d1e0 T hme_mifinit
-ffffffff81e1d2b0 T hme_tick
-ffffffff81e1d3e0 T hme_unconfig
-ffffffff81e1d4d0 T hme_fill_rx_ring
-ffffffff81e1d670 T hme_reset
-ffffffff81e1d6a0 T hme_init
-ffffffff81e1dc20 T hme_meminit
-ffffffff81e1dda0 T hme_iff
-ffffffff81e1df60 T hme_tint
-ffffffff81e1e0b0 T hme_rint
-ffffffff81e1e270 T hme_eint
-ffffffff81e1e310 T hme_intr
-ffffffff81e1e410 T hme_newbuf
-ffffffff81e1f000 T hmematch_pci
-ffffffff81e1f030 T hmeattach_pci
-ffffffff81e1f2e0 T hmedetach_pci
-ffffffff81e1f350 T hme_pci_enaddr
-ffffffff81e20000 T isamatch
-ffffffff81e20050 T isaattach
-ffffffff81e20180 T isascan
-ffffffff81e205a0 T isaprint
-ffffffff81e20740 T isa_intr_typename
-ffffffff81e21000 T isadmamatch
-ffffffff81e21040 T isadmaattach
-ffffffff81e21230 T isa_dmacascade
-ffffffff81e21320 T isa_dmamap_create
-ffffffff81e21400 T isa_dmamap_destroy
-ffffffff81e21480 T isa_dmastart
-ffffffff81e218e0 T isa_dmaabort
-ffffffff81e219e0 T isa_dmacount
-ffffffff81e21ba0 T isa_dmafinished
-ffffffff81e21c50 T isa_dmadone
-ffffffff81e21e00 T isa_dmamem_alloc
-ffffffff81e21ed0 T isa_dmamem_free
-ffffffff81e21f50 T isa_dmamem_map
-ffffffff81e21fd0 T isa_dmamem_unmap
-ffffffff81e22020 T isa_dmamem_mmap
-ffffffff81e220c0 T isa_drq_isfree
-ffffffff81e22110 T isa_malloc
-ffffffff81e222c0 T isa_free
-ffffffff81e223e0 T isa_mappage
-ffffffff81e23000 T fdcprobe
-ffffffff81e23290 T fdcattach
-ffffffff81e233d0 T out_fdc
-ffffffff81e234b0 T fdcintr
-ffffffff81e234c0 T fdc_create_kthread
-ffffffff81e23530 T fdcattach_deferred
-ffffffff81e23600 T fdcpseudointr
-ffffffff81e23630 T fddprint
-ffffffff81e23680 T fdcresult
-ffffffff81e23770 T fdcstart
-ffffffff81e237a0 T fdcstatus
-ffffffff81e24000 T fdprobe
-ffffffff81e24190 T fdattach
-ffffffff81e242c0 T fdactivate
-ffffffff81e24360 T fdgetdisklabel
-ffffffff81e24470 T fdstrategy
-ffffffff81e24660 T fd_motor_on
-ffffffff81e246c0 T fd_motor_off
-ffffffff81e24790 T fdtimeout
-ffffffff81e24810 T fd_nvtotype
-ffffffff81e24880 T fdstart
-ffffffff81e24930 T fdfinish
-ffffffff81e24a80 T fdread
-ffffffff81e24ab0 T fdwrite
-ffffffff81e24ae0 T fd_set_motor
-ffffffff81e24ba0 T fdintr
-ffffffff81e258a0 T fdopen
-ffffffff81e25af0 T fdclose
-ffffffff81e25b80 T fdsize
-ffffffff81e25bb0 T fddump
-ffffffff81e25be0 T fdretry
-ffffffff81e25d80 T fdioctl
-ffffffff81e26240 T fdformat
-ffffffff81e27000 T com_isa_probe
-ffffffff81e270c0 T com_isa_attach
-ffffffff81e28000 T pckbc_isa_match
-ffffffff81e281e0 T pckbc_isa_attach
-ffffffff81e28390 T pckbc_isa_activate
-ffffffff81e29000 T vga_isa_match
-ffffffff81e290f0 T vga_isa_attach
-ffffffff81e29130 T vga_isa_cnattach
-ffffffff81e2a000 T wdc_isa_probe
-ffffffff81e2a130 T wdc_isa_attach
-ffffffff81e2a350 t wdc_isa_dma_init
-ffffffff81e2a3c0 t wdc_isa_dma_start
-ffffffff81e2a3f0 t wdc_isa_dma_finish
-ffffffff81e2b000 T mpu_open
-ffffffff81e2b090 T mpu_close
-ffffffff81e2b0b0 T mpu_output
-ffffffff81e2b1c0 T mpu_getinfo
-ffffffff81e2b1f0 T mpu_find
-ffffffff81e2b260 T mpu_reset
-ffffffff81e2b390 T mpu_readinput
-ffffffff81e2b420 T mpu_intr
-ffffffff81e2c000 T mpu_isa_match
-ffffffff81e2c060 T mpu_isa_attach
-ffffffff81e2c0f0 T mpu_test
-ffffffff81e2d000 T pcppi_match
-ffffffff81e2d1d0 T pcppi_attach
-ffffffff81e2d2e0 t pcppi_bell_stop
-ffffffff81e2d370 T pcppi_kbd_bell
-ffffffff81e2d3b0 T pcppi_bell
-ffffffff81e2e000 T spkrprobe
-ffffffff81e2e030 T spkrattach
-ffffffff81e2e080 T spkropen
-ffffffff81e2e170 T spkrwrite
-ffffffff81e2e920 T spkrclose
-ffffffff81e2e9a0 T spkrioctl
-ffffffff81e2eb60 t rest
-ffffffff81e2ebb0 t playtone
-ffffffff81e2f000 T lpt_isa_probe
-ffffffff81e2f430 T lpt_isa_attach
-ffffffff81e30000 T wbsio_probe
-ffffffff81e30160 T wbsio_attach
-ffffffff81e304d0 T wbsio_print
-ffffffff81e31000 T schsio_probe
-ffffffff81e31110 T schsio_attach
-ffffffff81e312e0 T schsio_activate
-ffffffff81e31320 T schsio_config_read
-ffffffff81e31360 T schsio_config_write
-ffffffff81e313b0 T schsio_wdt_init
-ffffffff81e314c0 T schsio_hwm_init
-ffffffff81e317e0 T schsio_hwm_update
-ffffffff81e31d80 T schsio_hwm_read
-ffffffff81e31dc0 T schsio_wdt_cb
-ffffffff81e32000 T lm_isa_match
-ffffffff81e321b0 T lm_isa_attach
-ffffffff81e32380 T lm_wbsio_match
-ffffffff81e32540 T lm_isa_writereg
-ffffffff81e325a0 T lm_isa_readreg
-ffffffff81e325f0 T lm_isa_remove_alias
-ffffffff81e33000 T it_match
-ffffffff81e332d0 T it_enter
-ffffffff81e33350 T it_readreg
-ffffffff81e33390 T it_writereg
-ffffffff81e333e0 T it_exit
-ffffffff81e33420 T it_attach
-ffffffff81e33a80 T it_wdog_cb
-ffffffff81e33d00 T it_ec_refresh
-ffffffff81e34350 T it_ec_writereg
-ffffffff81e343a0 T it_ec_readreg
-ffffffff81e343f0 T it_activate
-ffffffff81e35000 T uguru_refresh_temp
-ffffffff81e350d0 T uguru_refresh_volt
-ffffffff81e35170 T uguru_refresh_fan
-ffffffff81e35240 T uguru_match
-ffffffff81e353d0 T uguru_attach
-ffffffff81e359f0 T uguru_read_multi
-ffffffff81e35ae0 T uguru_ac5_read
-ffffffff81e35d50 T uguru_read_sensor
-ffffffff81e36040 T uguru_ac5_read_sensor
-ffffffff81e360d0 T uguru_refresh
-ffffffff81e36150 T uguru_write_multi
-ffffffff81e37000 T aps_match
-ffffffff81e37100 T aps_attach
-ffffffff81e37380 T aps_activate
-ffffffff81e37420 T aps_do_io
-ffffffff81e37600 T aps_init
-ffffffff81e37750 T aps_refresh
-ffffffff81e37770 T aps_read_data
-ffffffff81e37840 T aps_refresh_sensor_data
-ffffffff81e38000 T asmc_match
-ffffffff81e38190 T asmc_attach
-ffffffff81e384a0 T asmc_activate
-ffffffff81e38530 T asmc_try
-ffffffff81e389b0 T asmc_get_backlight
-ffffffff81e38a30 T asmc_set_backlight
-ffffffff81e38ac0 T asmc_backlight
-ffffffff81e38b50 T asmc_init
-ffffffff81e38d40 T asmc_update
-ffffffff81e38ef0 T asmc_detach
-ffffffff81e390a0 t asmc_temp
-ffffffff81e39230 t asmc_fan
-ffffffff81e39400 t asmc_light
-ffffffff81e3a000 T _isa_bus_dmamap_create
-ffffffff81e3a140 T _isa_bus_dmamap_destroy
-ffffffff81e3a200 T _isa_bus_dmamap_load
-ffffffff81e3a490 T _isa_bus_dmamap_load_mbuf
-ffffffff81e3a4b0 T _isa_bus_dmamap_load_uio
-ffffffff81e3a4d0 T _isa_bus_dmamap_load_raw
-ffffffff81e3a4f0 T _isa_bus_dmamap_unload
-ffffffff81e3a5b0 T _isa_bus_dmamap_sync
-ffffffff81e3a6b0 T _isa_bus_dmamem_alloc
-ffffffff81e3a750 T isa_strayintr
-ffffffff81e3a7c0 T fakeintr
-ffffffff81e3a7f0 T isa_intr_alloc
-ffffffff81e3a8f0 T isa_intr_check
-ffffffff81e3a960 T isa_intr_establish
-ffffffff81e3aa20 T isa_intr_disestablish
-ffffffff81e3aa30 T isa_attach_hook
-ffffffff81e3aa80 T _isa_dma_alloc_bouncebuf
-ffffffff81e3ab70 T _isa_dma_free_bouncebuf
-ffffffff81e3ac20 T _isa_dma_check_buffer
-ffffffff81e3b000 T wsdisplay_emul_match
-ffffffff81e3b070 T wsdisplay_emul_attach
-ffffffff81e3b140 T wsdisplay_emul_detach
-ffffffff81e3b150 T wsdisplay_activate
-ffffffff81e3b1d0 T wsdisplay_getc_dummy
-ffffffff81e3b200 T wsdisplay_cnputc
-ffffffff81e3b280 T wsdisplay_pollc
-ffffffff81e3b310 T wsscreen_attach
-ffffffff81e3b490 T wsscreen_detach
-ffffffff81e3b530 T wsdisplay_screentype_pick
-ffffffff81e3b5f0 T wsdisplay_addscreen_print
-ffffffff81e3b670 T wsdisplay_addscreen
-ffffffff81e3b860 T allocate_copybuffer
-ffffffff81e3b990 T wsdisplay_getscreen
-ffffffff81e3ba40 T wsdisplay_closescreen
-ffffffff81e3bba0 T wsdisplayopen
-ffffffff81e3bd70 T wsdisplay_delscreen
-ffffffff81e3bf90 T wsdisplay_update_rawkbd
-ffffffff81e3c080 T wsdisplay_common_attach
-ffffffff81e3c3e0 T wsdisplay_common_detach
-ffffffff81e3c600 T wsdisplay_switchtoconsole
-ffffffff81e3c670 T wsemuldisplaydevprint
-ffffffff81e3c6c0 T wsemuldisplaydevsubmatch
-ffffffff81e3c710 T wsdisplay_burner
-ffffffff81e3c7d0 T wsdisplay_burn
-ffffffff81e3c840 T wsdisplay_cnattach
-ffffffff81e3c9b0 T wsdisplaystart
-ffffffff81e3cca0 T wsdisplayparam
-ffffffff81e3cce0 T wsdisplayclose
-ffffffff81e3ce60 T wsdisplay_kbdholdscr
-ffffffff81e3ceb0 T wsdisplay_internal_ioctl
-ffffffff81e3d570 T wsdisplayread
-ffffffff81e3d5f0 T wsdisplaywrite
-ffffffff81e3d670 T wsdisplaytty
-ffffffff81e3d6e0 T wsdisplayioctl
-ffffffff81e3d870 T wsdisplay_cfg_ioctl
-ffffffff81e3dc00 T wsdisplay_param
-ffffffff81e3dc20 T wsdisplay_burner_setup
-ffffffff81e3dd60 T wsdisplay_switch
-ffffffff81e3dfe0 T wsmoused
-ffffffff81e3e0f0 T wsdisplaymmap
-ffffffff81e3e170 T wsdisplaypoll
-ffffffff81e3e1e0 T wsdisplaykqfilter
-ffffffff81e3e240 T mouse_remove
-ffffffff81e3e2e0 T wsdisplaystop
-ffffffff81e3e350 T wsdisplay_emulbell
-ffffffff81e3e3f0 T wsdisplay_emulinput
-ffffffff81e3e480 T wsdisplay_kbdinput
-ffffffff81e3e560 T wsdisplay_rawkbdinput
-ffffffff81e3e5f0 T wsdisplay_switch3
-ffffffff81e3e7a0 T wsdisplay_switch1
-ffffffff81e3e8f0 T wsdisplay_switch2
-ffffffff81e3ea90 T wsdisplay_reset
-ffffffff81e3eaf0 T wsscreen_attach_sync
-ffffffff81e3eb60 T wsscreen_detach_sync
-ffffffff81e3eba0 T wsscreen_lookup_sync
-ffffffff81e3ebe0 T wsdisplay_maxscreenidx
-ffffffff81e3ec10 T wsdisplay_screenstate
-ffffffff81e3ec60 T wsdisplay_getactivescreen
-ffffffff81e3eca0 T wsscreen_switchwait
-ffffffff81e3edd0 T wsdisplay_kbdholdscreen
-ffffffff81e3ee40 T wsdisplay_set_console_kbd
-ffffffff81e3eea0 T wsdisplay_set_cons_kbd
-ffffffff81e3eee0 T wsdisplay_unset_cons_kbd
-ffffffff81e3ef30 T wsdisplay_enter_ddb
-ffffffff81e3efc0 T wsdisplay_suspend
-ffffffff81e3f030 T wsdisplay_suspend_device
-ffffffff81e3f270 T wsdisplay_resume
-ffffffff81e3f340 T wsdisplay_resume_device
-ffffffff81e3f3d0 T wsscrollback
-ffffffff81e3f450 T motion_event
-ffffffff81e3f500 T button_event
-ffffffff81e3f690 T ctrl_event
-ffffffff81e3f890 T mouse_moverel
-ffffffff81e3f9b0 T mouse_zaxis
-ffffffff81e3fa40 T mouse_copy_end
-ffffffff81e3faa0 T mouse_copy_selection
-ffffffff81e3fbf0 T mouse_copy_start
-ffffffff81e3fd50 T mouse_copy_word
-ffffffff81e40080 T mouse_copy_line
-ffffffff81e401c0 T mouse_paste
-ffffffff81e40260 T mouse_copy_extend_after
-ffffffff81e40350 T mouse_copy_extend
-ffffffff81e403c0 T inverse_char
-ffffffff81e404c0 T inverse_region
-ffffffff81e40530 T skip_spc_right
-ffffffff81e40610 T skip_spc_left
-ffffffff81e406d0 T skip_char_right
-ffffffff81e407d0 T skip_char_left
-ffffffff81e408d0 T class_cmp
-ffffffff81e409a0 T remove_selection
-ffffffff81e40a30 T mouse_copy_extend_char
-ffffffff81e40d80 T mouse_copy_extend_word
-ffffffff81e41330 T mouse_copy_extend_line
-ffffffff81e415f0 T mouse_hide
-ffffffff81e42000 T usl_sync_init
-ffffffff81e42140 T usl_attachtimeout
-ffffffff81e421b0 T usl_detachtimeout
-ffffffff81e42220 T usl_sync_done
-ffffffff81e422a0 T usl_sync_check
-ffffffff81e42360 T usl_sync_get
-ffffffff81e423b0 T usl_detachproc
-ffffffff81e42440 T usl_detachack
-ffffffff81e424c0 T usl_attachproc
-ffffffff81e42550 T usl_attachack
-ffffffff81e425d0 T wsdisplay_usl_ioctl1
-ffffffff81e42780 T wsdisplay_usl_ioctl2
-ffffffff81e43000 T filt_wseventdetach
-ffffffff81e43060 T filt_wseventread
-ffffffff81e430b0 T wsevent_init
-ffffffff81e43150 T wsevent_fini
-ffffffff81e431b0 T wsevent_read
-ffffffff81e43340 T wsevent_poll
-ffffffff81e433c0 T wsevent_kqfilter
-ffffffff81e44000 T wskbd_match
-ffffffff81e44050 T wskbd_attach
-ffffffff81e44410 T wskbd_detach
-ffffffff81e44660 T wskbd_activate
-ffffffff81e44690 T wskbd_mux_open
-ffffffff81e44750 T wskbd_mux_close
-ffffffff81e447e0 T wskbd_do_ioctl
-ffffffff81e44840 T wskbd_displayioctl
-ffffffff81e45000 T wskbd_set_display
-ffffffff81e45130 T wskbd_update_layout
-ffffffff81e45170 T wskbddevprint
-ffffffff81e451c0 T wskbd_repeat
-ffffffff81e45260 T wskbd_cnattach
-ffffffff81e45350 T wskbd_cngetc
-ffffffff81e45470 T wskbd_cnpollc
-ffffffff81e454d0 T wskbd_cnbell
-ffffffff81e45520 T wskbd_cndetach
-ffffffff81e455c0 T wskbd_deliver_event
-ffffffff81e456e0 T wskbdopen
-ffffffff81e45830 T wskbd_input
-ffffffff81e45990 T wskbd_translate
-ffffffff81e462a0 T wskbd_rawinput
-ffffffff81e462e0 T wskbd_enable
-ffffffff81e46370 T wskbd_do_open
-ffffffff81e46400 T wskbdclose
-ffffffff81e46510 T wskbdread
-ffffffff81e465d0 T wskbdioctl
-ffffffff81e46650 T wskbd_do_ioctl_sc
-ffffffff81e46730 T wskbdpoll
-ffffffff81e46790 T wskbdkqfilter
-ffffffff81e467f0 T wskbd_pickfree
-ffffffff81e46860 T wskbd_set_console_display
-ffffffff81e468c0 T wskbd_add_mux
-ffffffff81e46940 T update_leds
-ffffffff81e469f0 T update_modifier
-ffffffff81e46ae0 T change_displayparam
-ffffffff81e46b90 T internal_command
-ffffffff81e47080 T wskbd_debugger
-ffffffff81e48000 T wskbd_compose_value
-ffffffff81e48180 T ksym_upcase
-ffffffff81e48200 T fillmapentry
-ffffffff81e48390 T wskbd_get_mapentry
-ffffffff81e48590 T wskbd_init_keymap
-ffffffff81e48660 T wskbd_load_keymap
-ffffffff81e49000 T wsmouse_match
-ffffffff81e49030 T wsmouse_attach
-ffffffff81e490c0 T wsmouse_detach
-ffffffff81e49270 T wsmouse_activate
-ffffffff81e492a0 T wsmouse_mux_open
-ffffffff81e49440 T wsmouse_mux_close
-ffffffff81e49490 T wsmousedoioctl
-ffffffff81e494f0 T wsmousedevprint
-ffffffff81e49540 T wsmouseopen
-ffffffff81e49790 T wsmouse_input_cleanup
-ffffffff81e49810 T wsmousedoopen
-ffffffff81e49980 T wsmouseclose
-ffffffff81e49a60 T wsmouse_input_reset
-ffffffff81e49ba0 T wsmouseread
-ffffffff81e49c60 T wsmouseioctl
-ffffffff81e49ce0 T wsmouse_do_ioctl
-ffffffff81e49e90 T wsmouse_param_ioctl
-ffffffff81e49fd0 T wsmouse_set_params
-ffffffff81e4a2e0 T wsmouse_get_params
-ffffffff81e4a540 T wsmousepoll
-ffffffff81e4a5a0 T wsmousekqfilter
-ffffffff81e4a600 T wsmouse_add_mux
-ffffffff81e4a680 T wsmouse_buttons
-ffffffff81e4a6d0 T wsmouse_motion
-ffffffff81e4a730 T wsmouse_position
-ffffffff81e4a830 T wsmouse_touch
-ffffffff81e4a8d0 T wsmouse_mtstate
-ffffffff81e4aae0 T wsmouse_set
-ffffffff81e4adb0 T wsmouse_touch_update
-ffffffff81e4ae50 T wsmouse_mt_update
-ffffffff81e4ae90 T wsmouse_hysteresis
-ffffffff81e4aee0 T wsmouse_ptr_ctrl
-ffffffff81e4b030 T wsmouse_mt_convert
-ffffffff81e4b170 T wsmouse_evq_put
-ffffffff81e4b200 T wsmouse_btn_sync
-ffffffff81e4b300 T wsmouse_motion_sync
-ffffffff81e4b8f0 T wsmouse_touch_sync
-ffffffff81e4bad0 T wsmouse_log_input
-ffffffff81e4bc90 T wsmouse_log_events
-ffffffff81e4bdd0 T wsmouse_input_sync
-ffffffff81e4c3b0 T wsmouse_id_to_slot
-ffffffff81e4c490 T wsmouse_matching
-ffffffff81e4c9b0 T wsmouse_mtframe
-ffffffff81e4cda0 T wsmouse_mt_init
-ffffffff81e4cf10 T wsmouse_set_mode
-ffffffff81e4cf60 T wsmouse_get_hw
-ffffffff81e4cf90 T wsmouse_configure
-ffffffff81e4e000 T wstpad_set_direction
-ffffffff81e4e180 T wstpad_is_stable
-ffffffff81e4e290 T wstpad_scroll_coords
-ffffffff81e4e420 T wstpad_scroll
-ffffffff81e4e5c0 T wstpad_f2scroll
-ffffffff81e4e910 T wstpad_edgescroll
-ffffffff81e4ea10 T wstpad_get_sbtn
-ffffffff81e4eba0 T wstpad_softbuttons
-ffffffff81e4ec30 T wstpad_is_tap
-ffffffff81e4ed10 T wstpad_tap_touch
-ffffffff81e4ee20 T wstpad_tap
-ffffffff81e4f430 T wstpad_tap_timeout
-ffffffff81e4f5a0 T wstpad_click
-ffffffff81e4f640 T wstpad_cmds
-ffffffff81e4f870 T wstpad_mt_inputs
-ffffffff81e4fbe0 T wstpad_mt_masks
-ffffffff81e500d0 T wstpad_touch_inputs
-ffffffff81e502c0 T wstpad_process_input
-ffffffff81e50580 T wstpad_track_interval
-ffffffff81e507e0 T wstpad_init_deceleration
-ffffffff81e508a0 T wstpad_decelerate
-ffffffff81e509d0 T wstpad_filter
-ffffffff81e50d10 T wstpad_compat_convert
-ffffffff81e50db0 T wstpad_init
-ffffffff81e50f20 T wstpad_configure
-ffffffff81e514c0 T wstpad_reset
-ffffffff81e51530 T wstpad_set_param
-ffffffff81e517a0 T wstpad_get_param
-ffffffff81e52000 T wsmux_mux_open
-ffffffff81e52130 T wsmux_mux_close
-ffffffff81e521f0 T wsmux_do_ioctl
-ffffffff81e52820 T wsmux_do_displayioctl
-ffffffff81e52940 T wsmux_evsrc_set_display
-ffffffff81e52990 T wsmuxattach
-ffffffff81e529c0 T wsmux_getmux
-ffffffff81e52c20 T wsmux_create
-ffffffff81e52cf0 T wsmuxopen
-ffffffff81e52e50 T wsmux_detach_sc
-ffffffff81e52f60 T wsmux_do_open
-ffffffff81e53020 T wsmuxclose
-ffffffff81e53120 T wsmux_do_close
-ffffffff81e531c0 T wsmuxread
-ffffffff81e53230 T wsmuxioctl
-ffffffff81e53260 T wsmux_add_mux
-ffffffff81e53350 T wsmux_detach_sc_locked
-ffffffff81e53440 T wsmuxpoll
-ffffffff81e534b0 T wsmuxkqfilter
-ffffffff81e53510 T wsmux_depth
-ffffffff81e535b0 T wsmux_attach_sc
-ffffffff81e53760 T wsmux_set_display
-ffffffff81e538a0 T wsmux_get_layout
-ffffffff81e538d0 T wsmux_set_layout
-ffffffff81e54000 T wsemul_pick
-ffffffff81e54060 T wsemul_getname
-ffffffff81e55000 T wsemul_getchar
-ffffffff81e551b0 T wsemul_local_translate
-ffffffff81e55480 T wsemul_utf8_translate
-ffffffff81e56000 T wsemul_vt100_cnattach
-ffffffff81e56200 T wsemul_vt100_attach
-ffffffff81e564b0 T wsemul_vt100_output
-ffffffff81e567a0 T wsemul_vt100_detach
-ffffffff81e56900 T wsemul_vt100_resetop
-ffffffff81e56a90 T wsemul_vt100_output_esc
-ffffffff81e570c0 T wsemul_vt100_output_csi
-ffffffff81e571e0 T wsemul_vt100_output_scs94
-ffffffff81e57290 T wsemul_vt100_output_scs94_percent
-ffffffff81e572e0 T wsemul_vt100_output_scs96
-ffffffff81e57430 T wsemul_vt100_output_scs96_percent
-ffffffff81e57480 T wsemul_vt100_output_esc_hash
-ffffffff81e57820 T wsemul_vt100_output_esc_spc
-ffffffff81e57850 T wsemul_vt100_output_string
-ffffffff81e578b0 T wsemul_vt100_output_string_esc
-ffffffff81e57900 T wsemul_vt100_output_dcs
-ffffffff81e579a0 T wsemul_vt100_output_dcs_dollar
-ffffffff81e579f0 T wsemul_vt100_output_esc_percent
-ffffffff81e57a50 T wsemul_vt100_init
-ffffffff81e57ab0 T wsemul_vt100_reset
-ffffffff81e57bc0 T wsemul_vt100_nextline
-ffffffff81e57c50 T wsemul_vt100_output_normal
-ffffffff81e57eb0 T wsemul_vt100_output_c0c1
-ffffffff81e58130 T wsemul_vt100_jump_scroll
-ffffffff81e59000 T wsemul_vt100_scrollup
-ffffffff81e59160 T wsemul_vt100_scrolldown
-ffffffff81e592b0 T wsemul_vt100_ed
-ffffffff81e59530 T wsemul_vt100_el
-ffffffff81e59630 T wsemul_vt100_handle_csi
-ffffffff81e5a4b0 T vt100_ansimode
-ffffffff81e5a520 T vt100_decmode
-ffffffff81e5a650 T vt100_selectattribute
-ffffffff81e5a790 T wsemul_vt100_handle_dcs
-ffffffff81e5b000 T vt100_initchartables
-ffffffff81e5b200 T vt100_setnrc
-ffffffff81e5c000 T wsemul_vt100_translate
-ffffffff81e5d000 T pckbdprobe
-ffffffff81e5d120 T pckbdattach
-ffffffff81e5d300 T pckbdactivate
-ffffffff81e5d380 T pckbd_enable
-ffffffff81e5d4d0 T pckbd_set_leds
-ffffffff81e5d550 T pckbd_ioctl
-ffffffff81e5d690 T pckbd_cngetc
-ffffffff81e5d850 T pckbd_cnpollc
-ffffffff81e5d8e0 T pckbd_cnbell
-ffffffff81e5d930 T pckbd_set_xtscancode
-ffffffff81e5daa0 T pckbd_init
-ffffffff81e5db00 T pckbd_input
-ffffffff81e5dd80 T pckbd_scancode_translate
-ffffffff81e5de30 T pckbd_bell
-ffffffff81e5de80 T pckbd_hookup_bell
-ffffffff81e5dec0 T pckbd_cnattach
-ffffffff81e5e000 T pmsprobe
-ffffffff81e5e0a0 T pmsattach
-ffffffff81e5e270 T pmsactivate
-ffffffff81e5e2d0 T pms_enable
-ffffffff81e5e340 T pms_ioctl
-ffffffff81e5e390 T pms_disable
-ffffffff81e5e3d0 T pms_sec_enable
-ffffffff81e5e440 T pms_sec_ioctl
-ffffffff81e5e480 T pms_sec_disable
-ffffffff81e5e4c0 T pms_ioctl_mouse
-ffffffff81e5e5e0 T pms_sync_mouse
-ffffffff81e5e640 T pms_proc_mouse
-ffffffff81e5e6e0 T pms_enable_synaptics
-ffffffff81e5eb20 T pms_ioctl_synaptics
-ffffffff81e5ebf0 T pms_sync_synaptics
-ffffffff81e5ec50 T pms_proc_synaptics
-ffffffff81e5efb0 T pms_disable_synaptics
-ffffffff81e5f090 T pms_enable_alps
-ffffffff81e5fb90 T pms_ioctl_alps
-ffffffff81e5fc40 T pms_sync_alps
-ffffffff81e5fce0 T pms_proc_alps
-ffffffff81e5ff30 T pms_enable_elantech_v1
-ffffffff81e60130 T pms_ioctl_elantech
-ffffffff81e601f0 T pms_sync_elantech_v1
-ffffffff81e602d0 T pms_proc_elantech_v1
-ffffffff81e603e0 T pms_enable_elantech_v2
-ffffffff81e60580 T pms_sync_elantech_v2
-ffffffff81e60680 T pms_proc_elantech_v2
-ffffffff81e60800 T pms_enable_elantech_v3
-ffffffff81e609a0 T pms_sync_elantech_v3
-ffffffff81e60a20 T pms_proc_elantech_v3
-ffffffff81e60c00 T pms_enable_elantech_v4
-ffffffff81e60e00 T pms_sync_elantech_v4
-ffffffff81e60ed0 T pms_proc_elantech_v4
-ffffffff81e61200 T pms_enable_intelli
-ffffffff81e613f0 T pms_cmd
-ffffffff81e61460 T pms_spec_cmd
-ffffffff81e616d0 T pms_set_scaling
-ffffffff81e61760 T pms_set_resolution
-ffffffff81e617f0 T pms_get_devid
-ffffffff81e61880 T pms_get_status
-ffffffff81e61910 T pms_set_rate
-ffffffff81e619a0 T pms_reset
-ffffffff81e61a30 T pms_dev_enable
-ffffffff81e61ae0 T pms_dev_disable
-ffffffff81e61b90 T pms_protocol_lookup
-ffffffff81e61ca0 T pms_reset_detect
-ffffffff81e61d20 T pms_reset_timo
-ffffffff81e61d70 T pms_reset_task
-ffffffff81e61e30 T pms_change_state
-ffffffff81e621b0 T pmsinput
-ffffffff81e62350 T synaptics_set_mode
-ffffffff81e62430 T synaptics_query
-ffffffff81e62520 T synaptics_get_hwinfo
-ffffffff81e62d90 T synaptics_sec_proc
-ffffffff81e62e50 T synaptics_knock
-ffffffff81e630b0 T alps_sec_proc
-ffffffff81e631d0 T alps_get_hwinfo
-ffffffff81e63660 T elantech_set_absolute_mode_v1
-ffffffff81e638c0 T elantech_set_absolute_mode_v2
-ffffffff81e64100 T elantech_ps2_cmd
-ffffffff81e64190 T elantech_set_absolute_mode_v3
-ffffffff81e646e0 T elantech_set_absolute_mode_v4
-ffffffff81e64ab0 T elantech_get_hwinfo_v1
-ffffffff81e64ca0 T elantech_get_hwinfo_v2
-ffffffff81e65060 T elantech_get_hwinfo_v3
-ffffffff81e65270 T elantech_get_hwinfo_v4
-ffffffff81e65530 T elantech_knock
-ffffffff81e66000 T wscnprobe
-ffffffff81e66090 T wscninit
-ffffffff81e66140 T wscn_video_init
-ffffffff81e661b0 T wscn_input_init
-ffffffff81e66210 T wscnputc
-ffffffff81e66220 T wscngetc
-ffffffff81e66230 T wscnpollc
-ffffffff81e67000 T skgpio_match
-ffffffff81e67100 T skgpio_attach
-ffffffff81e67350 T skgpio_gpio_read
-ffffffff81e673a0 T skgpio_gpio_write
-ffffffff81e67410 T skgpio_gpio_ctl
-ffffffff81e674a0 T skgpio_led_read
-ffffffff81e674f0 T skgpio_led_write
-ffffffff81e67520 T skgpio_led_ctl
-ffffffff81e68000 T pctrattach
-ffffffff81e68080 T pctropen
-ffffffff81e680c0 T pctrclose
-ffffffff81e680f0 T pctrioctl
-ffffffff81e683d0 T pctr_reload
-ffffffff81e68530 T pctr_resume
-ffffffff81e69000 T nvramattach
-ffffffff81e690a0 T nvram_csum_valid
-ffffffff81e69130 T nvramopen
-ffffffff81e69180 T nvramclose
-ffffffff81e691b0 T nvramread
-ffffffff81e692f0 T nvram_get_byte
-ffffffff81e6a000 T hid_start_parse
-ffffffff81e6a070 T hid_end_parse
-ffffffff81e6a0b0 T hid_get_item
-ffffffff81e6aca0 T hid_report_size
-ffffffff81e6ae10 T hid_locate
-ffffffff81e6af80 T hid_get_data_sub
-ffffffff81e6b0a0 T hid_get_data
-ffffffff81e6b1c0 T hid_get_udata
-ffffffff81e6b2e0 T hid_is_collection
-ffffffff81e6c000 T hidkbd_attach
-ffffffff81e6c100 T hidkbd_parse_desc
-ffffffff81e6c480 T hidkbd_delayed_decode
-ffffffff81e6c4a0 T hidkbd_attach_wskbd
-ffffffff81e6c520 T hidkbd_detach
-ffffffff81e6c5c0 T hidkbd_input
-ffffffff81e6c6a0 T hidkbd_decode
-ffffffff81e6ca00 T hidkbd_enable
-ffffffff81e6ca40 T hidkbd_set_leds
-ffffffff81e6cb20 T hidkbd_ioctl
-ffffffff81e6cbc0 T hidkbd_bell
-ffffffff81e6cc10 T hidkbd_cngetc
-ffffffff81e6cca0 T hidkbd_hookup_bell
-ffffffff81e6d000 T hidms_setup
-ffffffff81e6d520 T hidms_attach
-ffffffff81e6d660 T hidms_detach
-ffffffff81e6d6a0 T hidms_input
-ffffffff81e6d960 T hidms_enable
-ffffffff81e6d9a0 T hidms_ioctl
-ffffffff81e6db80 T hidms_disable
-ffffffff81e6e000 T hidmt_get_resolution
-ffffffff81e6e0f0 T hidmt_setup
-ffffffff81e6e690 T hidmt_set_input_mode
-ffffffff81e6e720 T hidmt_configure
-ffffffff81e6e7c0 T hidmt_attach
-ffffffff81e6e8d0 T hidmt_detach
-ffffffff81e6e910 T hidmt_input
-ffffffff81e6ede0 T hidmt_enable
-ffffffff81e6ee20 T hidmt_ioctl
-ffffffff81e6eef0 T hidmt_disable
-ffffffff81e6f000 T usb_match
-ffffffff81e6f030 T usb_attach
-ffffffff81e6f350 T usb_detach
-ffffffff81e6f400 T usb_activate
-ffffffff81e6f510 T usb_create_task_threads
-ffffffff81e6f5b0 T usb_explore
-ffffffff81e6f750 T usb_attach_roothub
-ffffffff81e6f7f0 T usb_needs_explore
-ffffffff81e6f840 T usb_detach_roothub
-ffffffff81e6f920 T usb_wait_task
-ffffffff81e6f9b0 T usb_abort_task_thread
-ffffffff81e6fab0 T usb_task_thread
-ffffffff81e6fc00 T usb_add_task
-ffffffff81e6fd30 T usb_rem_task
-ffffffff81e6fe20 T usb_rem_wait_task
-ffffffff81e6fec0 T usbctlprint
-ffffffff81e6ff10 T usbopen
-ffffffff81e6ff80 T usbclose
-ffffffff81e6ffb0 T usb_fill_udc_task
-ffffffff81e70040 T usb_fill_udf_task
-ffffffff81e700b0 T usbioctl
-ffffffff81e70650 T usb_needs_reattach
-ffffffff81e706a0 T usb_schedsoftintr
-ffffffff81e70730 T usb_tap
-ffffffff81e71000 T usbd_is_dying
-ffffffff81e71040 T usbd_deactivate
-ffffffff81e71070 T usbd_ref_incr
-ffffffff81e710a0 T usbd_ref_decr
-ffffffff81e710e0 T usbd_ref_wait
-ffffffff81e71150 T usbd_get_devcnt
-ffffffff81e71180 T usbd_claim_iface
-ffffffff81e711c0 T usbd_iface_claimed
-ffffffff81e71200 T usbd_open_pipe
-ffffffff81e71310 T usbd_open_pipe_ival
-ffffffff81e71410 T usbd_open_pipe_intr
-ffffffff81e71660 T usbd_alloc_xfer
-ffffffff81e716d0 T usbd_setup_xfer
-ffffffff81e71740 T usbd_transfer
-ffffffff81e719f0 T usbd_free_xfer
-ffffffff81e71a70 T usbd_close_pipe
-ffffffff81e71bd0 T usbd_abort_pipe
-ffffffff81e71c40 T usb_transfer_complete
-ffffffff81e71ef0 T usbd_dopoll
-ffffffff81e71f10 T usbd_alloc_buffer
-ffffffff81e71fa0 T usbd_free_buffer
-ffffffff81e71fe0 T usbd_setup_default_xfer
-ffffffff81e72060 T usbd_setup_isoc_xfer
-ffffffff81e72190 T usbd_get_xfer_status
-ffffffff81e721f0 T usbd_get_config_descriptor
-ffffffff81e72240 T usbd_get_interface_descriptor
-ffffffff81e72290 T usbd_get_device_descriptor
-ffffffff81e722c0 T usbd_interface2endpoint_descriptor
-ffffffff81e72300 T usbd_clear_endpoint_stall
-ffffffff81e72390 T usbd_clear_endpoint_toggle
-ffffffff81e723d0 T usbd_do_request
-ffffffff81e723f0 T usbd_clear_endpoint_stall_async
-ffffffff81e724b0 T usbd_request_async
-ffffffff81e725c0 T usbd_device2interface_handle
-ffffffff81e72610 T usbd_set_interface
-ffffffff81e726f0 T usbd_get_no_alts
-ffffffff81e72760 T usbd_get_interface_altindex
-ffffffff81e72790 T usbd_start_next
-ffffffff81e72860 T usb_insert_transfer
-ffffffff81e72910 T usbd_do_request_flags
-ffffffff81e72b90 T usbd_request_async_cb
-ffffffff81e72c10 T usbd_get_quirks
-ffffffff81e72c60 T usbd_set_polling
-ffffffff81e72cc0 T usbd_get_endpoint_descriptor
-ffffffff81e72d20 T usbd_ratecheck
-ffffffff81e72d40 T usbd_match_device
-ffffffff81e72da0 T usbd_desc_iter_init
-ffffffff81e72e10 T usbd_desc_iter_next
-ffffffff81e72ea0 T usbd_str
-ffffffff81e73000 T usbd_get_desc
-ffffffff81e73070 T usbd_get_device_status
-ffffffff81e730c0 T usbd_get_hub_status
-ffffffff81e73110 T usbd_get_hub_descriptor
-ffffffff81e73180 T usbd_get_hub_ss_descriptor
-ffffffff81e731f0 T usbd_get_port_status
-ffffffff81e73240 T usbd_clear_hub_feature
-ffffffff81e73290 T usbd_set_hub_feature
-ffffffff81e732e0 T usbd_set_hub_depth
-ffffffff81e73330 T usbd_clear_port_feature
-ffffffff81e73380 T usbd_set_port_feature
-ffffffff81e733d0 T usbd_set_idle
-ffffffff81e73420 T usbd_get_report_descriptor
-ffffffff81e73470 T usbd_get_hid_descriptor
-ffffffff81e734e0 T usbd_get_config
-ffffffff81e73530 T usb_detach_wait
-ffffffff81e735b0 T usb_detach_wakeup
-ffffffff81e74000 T usb_block_allocmem
-ffffffff81e74250 T usb_block_freemem
-ffffffff81e742b0 T usb_allocmem
-ffffffff81e74500 T usb_freemem
-ffffffff81e745c0 T usb_syncmem
-ffffffff81e75000 T usbd_errstr
-ffffffff81e75070 T usbd_get_string_desc
-ffffffff81e75140 T usbd_get_string
-ffffffff81e75350 T usbd_get_device_string
-ffffffff81e75450 T usbd_cache_devinfo
-ffffffff81e757b0 T usbd_printBCD
-ffffffff81e75830 T usbd_devinfo
-ffffffff81e759d0 T usb_delay_ms
-ffffffff81e75a30 T usbd_delay_ms
-ffffffff81e75af0 T usbd_port_disown_to_1_1
-ffffffff81e75c00 T usbd_reset_port
-ffffffff81e75d90 T usbd_find_idesc
-ffffffff81e75e40 T usbd_find_edesc
-ffffffff81e75f50 T usbd_fill_iface_data
-ffffffff81e761b0 T usbd_parse_idesc
-ffffffff81e762d0 T usbd_free_iface_data
-ffffffff81e76330 T usbd_set_config
-ffffffff81e76380 T usbd_set_config_no
-ffffffff81e76440 T usbd_set_config_index
-ffffffff81e76910 T usbd_setup_pipe
-ffffffff81e76a00 T usbd_set_address
-ffffffff81e76ac0 T usbd_getnewaddr
-ffffffff81e76b50 T usbd_probe_and_attach
-ffffffff81e770c0 T usbd_print
-ffffffff81e771e0 T usbd_new_device
-ffffffff81e77af0 T usb_free_device
-ffffffff81e77c70 T usbd_reload_device_desc
-ffffffff81e77ce0 T usbd_fill_deviceinfo
-ffffffff81e78050 T usbd_get_cdesc
-ffffffff81e78170 T usbd_detach
-ffffffff81e79000 T usbd_find_quirk
-ffffffff81e7a000 T uhub_match
-ffffffff81e7a060 T uhub_attach
-ffffffff81e7a500 T uhub_detach
-ffffffff81e7a630 T uhub_explore
-ffffffff81e7a8e0 T uhub_intr
-ffffffff81e7aa60 T uhub_port_connect
-ffffffff81e7b000 T uaudio_match
-ffffffff81e7b060 T uaudio_attach
-ffffffff81e7b1a0 T uaudio_detach
-ffffffff81e7b350 T uaudio_open
-ffffffff81e7b450 T uaudio_close
-ffffffff81e7b480 T uaudio_set_params
-ffffffff81e7ba10 T uaudio_halt_output
-ffffffff81e7ba60 T uaudio_halt_input
-ffffffff81e7bab0 T uaudio_set_port
-ffffffff81e7bd90 T uaudio_get_port
-ffffffff81e7c0d0 T uaudio_query_devinfo
-ffffffff81e7c350 T uaudio_get_props
-ffffffff81e7c380 T uaudio_trigger_output
-ffffffff81e7c400 T uaudio_trigger_input
-ffffffff81e7c480 T uaudio_copy_output
-ffffffff81e7c4d0 T uaudio_underrun
-ffffffff81e7c4f0 T uaudio_set_blksz
-ffffffff81e7c5a0 T uaudio_sign_expand
-ffffffff81e7c5e0 T uaudio_req
-ffffffff81e7c660 T uaudio_getnum
-ffffffff81e7c7a0 T uaudio_getdesc
-ffffffff81e7c820 T uaudio_unit_byid
-ffffffff81e7c870 T uaudio_tname
-ffffffff81e7c9c0 T uaudio_clkname
-ffffffff81e7c9f0 T uaudio_mkname
-ffffffff81e7cb10 T uaudio_feature_fixup
-ffffffff81e7cd40 T uaudio_ranges_init
-ffffffff81e7cd70 T uaudio_ranges_add
-ffffffff81e7ce30 T uaudio_ranges_clear
-ffffffff81e7cea0 T uaudio_ranges_decode
-ffffffff81e7cf30 T uaudio_ranges_encode
-ffffffff81e7cfb0 T uaudio_ranges_getrates
-ffffffff81e7d070 T uaudio_rates_indexof
-ffffffff81e7d0f0 T uaudio_req_ranges
-ffffffff81e7d720 T uaudio_alt_getrates
-ffffffff81e7d800 T uaudio_clock_id
-ffffffff81e7d880 T uaudio_getrates
-ffffffff81e7d970 T uaudio_feature_addent
-ffffffff81e7db30 T uaudio_process_srcs
-ffffffff81e7dc20 T uaudio_process_unit
-ffffffff81e7ea80 T uaudio_process_nch
-ffffffff81e7eb30 T uaudio_unit_getdesc
-ffffffff81e7ec00 T uaudio_setname_dsts
-ffffffff81e7ecb0 T uaudio_setname_srcs
-ffffffff81e7ed60 T uaudio_setname_middle
-ffffffff81e7ee20 T uaudio_mixer_nchan
-ffffffff81e7eed0 T uaudio_mixer_byindex
-ffffffff81e7efe0 T uaudio_process_header
-ffffffff81e7f0a0 T uaudio_process_ac_ep
-ffffffff81e7f170 T uaudio_process_ac
-ffffffff81e7f8a0 T uaudio_process_as_ep
-ffffffff81e7fa00 T uaudio_process_as_general
-ffffffff81e7fb20 T uaudio_process_as_format
-ffffffff81e800b0 T uaudio_process_as
-ffffffff81e80500 T uaudio_fixup_params
-ffffffff81e806a0 T uaudio_process_conf
-ffffffff81e80850 T uaudio_xfer_alloc
-ffffffff81e80900 T uaudio_xfer_free
-ffffffff81e80970 T uaudio_stream_close
-ffffffff81e80b10 T uaudio_stream_open
-ffffffff81e81250 T uaudio_adjspf
-ffffffff81e81330 T uaudio_pdata_copy
-ffffffff81e814d0 T uaudio_pdata_calcsizes
-ffffffff81e815d0 T uaudio_pdata_xfer
-ffffffff81e816c0 T uaudio_pdata_intr
-ffffffff81e81930 T uaudio_psync_xfer
-ffffffff81e81a50 T uaudio_psync_intr
-ffffffff81e81b50 T uaudio_rdata_xfer
-ffffffff81e81d40 T uaudio_rdata_intr
-ffffffff81e820f0 T uaudio_trigger
-ffffffff81e82300 T uaudio_print
-ffffffff81e83000 T uvideo_match
-ffffffff81e830b0 T uvideo_attach
-ffffffff81e832e0 T uvideo_detach
-ffffffff81e833e0 T uvideo_open
-ffffffff81e83480 T uvideo_close
-ffffffff81e835c0 T uvideo_querycap
-ffffffff81e836c0 T uvideo_enum_fmt
-ffffffff81e83810 T uvideo_enum_fsizes
-ffffffff81e838a0 T uvideo_enum_fivals
-ffffffff81e839f0 T uvideo_s_fmt
-ffffffff81e83bb0 T uvideo_g_fmt
-ffffffff81e83c20 T uvideo_s_parm
-ffffffff81e83c90 T uvideo_g_parm
-ffffffff81e83ce0 T uvideo_enum_input
-ffffffff81e83d40 T uvideo_s_input
-ffffffff81e83d70 T uvideo_g_input
-ffffffff81e83da0 T uvideo_reqbufs
-ffffffff81e83f10 T uvideo_querybuf
-ffffffff81e83f70 T uvideo_qbuf
-ffffffff81e83fd0 T uvideo_dqbuf
-ffffffff81e840b0 T uvideo_streamon
-ffffffff81e84160 T uvideo_streamoff
-ffffffff81e841a0 T uvideo_try_fmt
-ffffffff81e842d0 T uvideo_queryctrl
-ffffffff81e84710 T uvideo_g_ctrl
-ffffffff81e84940 T uvideo_s_ctrl
-ffffffff81e84b60 T uvideo_mappage
-ffffffff81e84bb0 T uvideo_get_bufsize
-ffffffff81e84be0 T uvideo_start_read
-ffffffff81e84ca0 T uvideo_ucode_loader_ricoh
-ffffffff81e84ed0 T uvideo_ucode_loader_apple_isight
-ffffffff81e85120 T uvideo_enable
-ffffffff81e85180 T uvideo_disable
-ffffffff81e851c0 T uvideo_vs_close
-ffffffff81e85250 T uvideo_vs_free_bulk
-ffffffff81e852e0 T uvideo_vs_free_isoc
-ffffffff81e85410 T uvideo_vs_free_frame
-ffffffff81e854e0 T uvideo_attach_hook
-ffffffff81e85620 T uvideo_vs_decode_stream_header_isight
-ffffffff81e85790 T uvideo_vs_decode_stream_header
-ffffffff81e85910 T uvideo_vc_parse_desc
-ffffffff81e85af0 T uvideo_vs_parse_desc
-ffffffff81e85ce0 T uvideo_vs_negotiation
-ffffffff81e86100 T uvideo_desc_len
-ffffffff81e86160 T uvideo_vc_parse_desc_header
-ffffffff81e86200 T uvideo_vc_parse_desc_pu
-ffffffff81e86270 T uvideo_vc_get_ctrl
-ffffffff81e862f0 T uvideo_vc_set_ctrl
-ffffffff81e86370 T uvideo_find_ctrl
-ffffffff81e86460 T uvideo_has_ctrl
-ffffffff81e864b0 T uvideo_vs_parse_desc_input_header
-ffffffff81e86520 T uvideo_vs_parse_desc_format
-ffffffff81e866f0 T uvideo_vs_parse_desc_frame
-ffffffff81e867e0 T uvideo_vs_parse_desc_alt
-ffffffff81e869b0 T uvideo_vs_parse_desc_format_mjpeg
-ffffffff81e86a90 T uvideo_vs_parse_desc_format_uncompressed
-ffffffff81e86c30 T uvideo_vs_parse_desc_frame_sub
-ffffffff81e86d60 T uvideo_vs_set_alt
-ffffffff81e86f30 T uvideo_find_res
-ffffffff81e86ff0 T uvideo_vs_set_probe
-ffffffff81e87090 T uvideo_vs_get_probe
-ffffffff81e87140 T uvideo_vs_set_commit
-ffffffff81e871e0 T uvideo_vs_alloc_frame
-ffffffff81e872b0 T uvideo_vs_alloc_isoc
-ffffffff81e87430 T uvideo_vs_alloc_bulk
-ffffffff81e874f0 T uvideo_vs_open
-ffffffff81e87670 T uvideo_vs_init
-ffffffff81e877f0 T uvideo_vs_start_bulk
-ffffffff81e87870 T uvideo_vs_start_bulk_thread
-ffffffff81e87920 T uvideo_vs_start_isoc
-ffffffff81e87b10 T uvideo_vs_start_isoc_ixfer
-ffffffff81e87bd0 T uvideo_vs_cb
-ffffffff81e87d00 T uvideo_mmap_queue
-ffffffff81e87e50 T uvideo_read
-ffffffff81e87ea0 T uvideo_usb_control
-ffffffff81e88000 T utvfu_set_regs
-ffffffff81e880b0 T utvfu_max_frame_size
-ffffffff81e880f0 T utvfu_configure_for_norm
-ffffffff81e88190 T utvfu_select_input
-ffffffff81e88350 T utvfu_select_norm
-ffffffff81e884c0 T utvfu_setup_capture
-ffffffff81e88590 T utvfu_chunk_to_vbuf
-ffffffff81e88660 T utvfu_image_chunk
-ffffffff81e88820 T utvfu_mmap_queue
-ffffffff81e88960 T utvfu_read
-ffffffff81e889a0 T utvfu_start_capture
-ffffffff81e88ab0 T utvfu_audio_stop
-ffffffff81e88bb0 T utvfu_audio_start
-ffffffff81e88d70 T utvfu_querycap
-ffffffff81e88e60 T utvfu_enum_input
-ffffffff81e88ef0 T utvfu_enum_fmt_vid_cap
-ffffffff81e88f50 T utvfu_enum_fsizes
-ffffffff81e88fb0 T utvfu_g_fmt
-ffffffff81e89020 T utvfu_s_fmt
-ffffffff81e89060 T utvfu_g_std
-ffffffff81e890a0 T utvfu_s_std
-ffffffff81e890e0 T utvfu_g_input
-ffffffff81e89110 T utvfu_s_input
-ffffffff81e89120 T utvfu_audio_decode
-ffffffff81e892b0 T utvfu_audio_start_chip
-ffffffff81e89360 T utvfu_audio_stop_chip
-ffffffff81e89410 T utvfu_match
-ffffffff81e89560 T utvfu_attach
-ffffffff81e89690 T utvfu_detach
-ffffffff81e89770 T utvfu_open
-ffffffff81e89800 T utvfu_close
-ffffffff81e89840 T utvfu_s_parm
-ffffffff81e89870 T utvfu_g_parm
-ffffffff81e898f0 T utvfu_reqbufs
-ffffffff81e89a60 T utvfu_querybuf
-ffffffff81e89ac0 T utvfu_qbuf
-ffffffff81e89b30 T utvfu_dqbuf
-ffffffff81e89c20 T utvfu_streamon
-ffffffff81e89d90 T utvfu_streamoff
-ffffffff81e89e00 T utvfu_queryctrl
-ffffffff81e89e30 T utvfu_mappage
-ffffffff81e89e80 T utvfu_get_bufsize
-ffffffff81e89ec0 T utvfu_start_read
-ffffffff81e8a040 T utvfu_audio_open
-ffffffff81e8a120 T utvfu_audio_close
-ffffffff81e8a190 T utvfu_audio_set_params
-ffffffff81e8a220 T utvfu_audio_halt_out
-ffffffff81e8a250 T utvfu_audio_halt_in
-ffffffff81e8a300 T utvfu_audio_mixer_set_port
-ffffffff81e8a360 T utvfu_audio_mixer_get_port
-ffffffff81e8a3c0 T utvfu_audio_query_devinfo
-ffffffff81e8a470 T utvfu_audio_get_props
-ffffffff81e8a4a0 T utvfu_audio_trigger_output
-ffffffff81e8a4d0 T utvfu_audio_trigger_input
-ffffffff81e8a5b0 T utvfu_parse_desc
-ffffffff81e8a6e0 T utvfu_as_free
-ffffffff81e8a760 T utvfu_vs_free
-ffffffff81e8a8b0 T utvfu_vs_init
-ffffffff81e8a9b0 T utvfu_as_open
-ffffffff81e8aaa0 T utvfu_vs_open
-ffffffff81e8ab90 T utvfu_as_close
-ffffffff81e8ac00 T utvfu_vs_close
-ffffffff81e8ac60 T utvfu_as_start_bulk
-ffffffff81e8ad00 T utvfu_as_bulk_thread
-ffffffff81e8add0 T utvfu_vs_start_isoc
-ffffffff81e8af30 T utvfu_vs_start_isoc_ixfer
-ffffffff81e8aff0 T utvfu_vs_cb
-ffffffff81e8b160 T utvfu_find_queued
-ffffffff81e8b1d0 T utvfu_audio_clear_client
-ffffffff81e8b240 T utvfu_as_free_bulk
-ffffffff81e8b290 T utvfu_vs_free_isoc
-ffffffff81e8b300 T utvfu_vs_free_frame
-ffffffff81e8b3d0 T utvfu_as_init
-ffffffff81e8b480 T utvfu_as_alloc_bulk
-ffffffff81e8b520 T utvfu_vs_alloc_isoc
-ffffffff81e8b5d0 T utvfu_vs_alloc_frame
-ffffffff81e8c000 T udl_match
-ffffffff81e8c070 T udl_attach
-ffffffff81e8c370 T udl_detach
-ffffffff81e8c470 T udl_activate
-ffffffff81e8c4a0 T udl_ioctl
-ffffffff81e8c710 T udl_mmap
-ffffffff81e8c840 T udl_alloc_screen
-ffffffff81e8ca60 T udl_free_screen
-ffffffff81e8cac0 T udl_show_screen
-ffffffff81e8caf0 T udl_load_font
-ffffffff81e8cb10 T udl_list_font
-ffffffff81e8cb20 T udl_burner
-ffffffff81e8cc00 T udl_select_chip
-ffffffff81e8ce50 T udl_cmd_alloc_xfer
-ffffffff81e8cf10 T udl_cmd_alloc_buf
-ffffffff81e8cfa0 T udl_cmd_set_xfer_type
-ffffffff81e8cfd0 T udl_init_chip
-ffffffff81e8d220 T udl_select_mode
-ffffffff81e8d500 T udl_init_resolution
-ffffffff81e8d8a0 T udl_attach_hook
-ffffffff81e8da20 T udl_load_huffman
-ffffffff81e8dab0 T udl_fb_buf_write
-ffffffff81e8dc30 T udl_fb_block_write
-ffffffff81e8dd10 T udl_fb_line_write
-ffffffff81e8dda0 T udl_fb_off_write
-ffffffff81e8df50 T udl_fb_block_copy
-ffffffff81e8e050 T udl_fb_line_copy
-ffffffff81e8e0f0 T udl_fb_off_copy
-ffffffff81e8e250 T udl_fb_buf_write_comp
-ffffffff81e8e4f0 T udl_fb_block_write_comp
-ffffffff81e8e5d0 T udl_fb_line_write_comp
-ffffffff81e8e660 T udl_fb_off_write_comp
-ffffffff81e8e940 T udl_fb_block_copy_comp
-ffffffff81e8ea40 T udl_fb_line_copy_comp
-ffffffff81e8eae0 T udl_fb_off_copy_comp
-ffffffff81e8ee30 T udl_cmd_free_buf
-ffffffff81e8ee90 T udl_cmd_free_xfer
-ffffffff81e8efa0 T udl_free_huffman
-ffffffff81e8f000 T udl_fbmem_free
-ffffffff81e8f060 T udl_clear_screen
-ffffffff81e8f130 T udl_damage
-ffffffff81e8f2f0 T udl_fbmem_alloc
-ffffffff81e8f3b0 T udl_copycols
-ffffffff81e8f500 T udl_copyrows
-ffffffff81e8f650 T udl_erasecols
-ffffffff81e8f780 T udl_eraserows
-ffffffff81e8f8b0 T udl_putchar
-ffffffff81e8fa00 T udl_do_cursor
-ffffffff81e8fb90 T udl_cmd_write_reg_1
-ffffffff81e8fc20 T udl_cmd_send_async
-ffffffff81e8fe30 T udl_cmd_save_offset
-ffffffff81e8fe70 T udl_cmd_restore_offset
-ffffffff81e8feb0 T udl_draw_char
-ffffffff81e90030 T udl_draw_image
-ffffffff81e90190 T udl_ctrl_msg
-ffffffff81e90240 T udl_poll
-ffffffff81e90320 T udl_read_1
-ffffffff81e903f0 T udl_write_1
-ffffffff81e904b0 T udl_read_edid
-ffffffff81e90630 T udl_lookup_mode
-ffffffff81e906d0 T udl_set_enc_key
-ffffffff81e907a0 T udl_set_decomp_table
-ffffffff81e908b0 T udl_cmd_insert_int_1
-ffffffff81e908f0 T udl_cmd_insert_int_4
-ffffffff81e90950 T udl_cmd_insert_buf
-ffffffff81e909b0 T udl_cmd_send
-ffffffff81e90ad0 T udl_cmd_insert_int_2
-ffffffff81e90b30 T udl_cmd_insert_int_3
-ffffffff81e90b90 T udl_cmd_insert_buf_comp
-ffffffff81e90e50 T udl_cmd_insert_head_comp
-ffffffff81e90fc0 T udl_cmd_insert_check
-ffffffff81e91020 T udl_cmd_write_reg_3
-ffffffff81e91190 T udl_cmd_send_async_cb
-ffffffff81e91250 T udl_init_fb_offsets
-ffffffff81e92000 t umidi_open
-ffffffff81e92100 t umidi_close
-ffffffff81e92180 t umidi_output
-ffffffff81e92550 t umidi_flush
-ffffffff81e92640 t umidi_getinfo
-ffffffff81e92690 T umidi_match
-ffffffff81e92710 T umidi_attach
-ffffffff81e938e0 T umidi_detach
-ffffffff81e93b70 T umidi_activate
-ffffffff81e93c30 t free_all_endpoints
-ffffffff81e93d10 t unbind_all_jacks
-ffffffff81e93e20 t out_intr
-ffffffff81e93f20 t in_intr
-ffffffff81e95000 T umidi_search_quirk
-ffffffff81e950b0 T umidi_print_quirk
-ffffffff81e95170 T umidi_get_quirk_data_from_type
-ffffffff81e96000 T ucom_match
-ffffffff81e96030 T ucom_attach
-ffffffff81e96130 T ucom_detach
-ffffffff81e96350 T ucom_lock
-ffffffff81e96370 T ucom_unlock
-ffffffff81e96390 T ucomstart
-ffffffff81e96550 T ucomparam
-ffffffff81e966b0 T ucomopen
-ffffffff81e96770 T ucom_shutdown
-ffffffff81e96830 T ucom_dtr
-ffffffff81e96880 T ucom_rts
-ffffffff81e968d0 T ucom_do_open
-ffffffff81e96f40 T ucom_cleanup
-ffffffff81e970c0 T ucom_status_change
-ffffffff81e971b0 T ucomstartread
-ffffffff81e97230 T ucom_hwiflow
-ffffffff81e97260 T ucomclose
-ffffffff81e97300 T ucom_do_close
-ffffffff81e973f0 T ucomread
-ffffffff81e974a0 T ucomwrite
-ffffffff81e97550 T ucomtty
-ffffffff81e975a0 T ucomioctl
-ffffffff81e97650 T ucom_do_ioctl
-ffffffff81e97950 T ucom_break
-ffffffff81e979a0 T tiocm_to_ucom
-ffffffff81e97ac0 T ucom_to_tiocm
-ffffffff81e97b20 T ucomwritecb
-ffffffff81e97c40 T ucomstop
-ffffffff81e97c70 T ucomreadcb
-ffffffff81e97e40 T ucomprint
-ffffffff81e97ea0 T ucomsubmatch
-ffffffff81e98000 T ugen_match
-ffffffff81e98030 T ugen_attach
-ffffffff81e98110 T ugen_detach
-ffffffff81e98470 T ugen_set_config
-ffffffff81e986a0 T ugenopen
-ffffffff81e98c00 T ugenintr
-ffffffff81e98c90 T ugen_isoc_rintr
-ffffffff81e98f80 T ugenclose
-ffffffff81e99030 T ugen_do_close
-ffffffff81e992c0 T ugen_do_read
-ffffffff81e99760 T ugenread
-ffffffff81e997e0 T ugen_do_write
-ffffffff81e99a90 T ugenwrite
-ffffffff81e99b10 T ugen_set_interface
-ffffffff81e99ca0 T ugen_get_alt_index
-ffffffff81e99cf0 T ugen_do_ioctl
-ffffffff81e9a4d0 T ugenioctl
-ffffffff81e9a560 T ugenpoll
-ffffffff81e9a6b0 T filt_ugenrdetach
-ffffffff81e9a720 T filt_ugenread_intr
-ffffffff81e9a760 T filt_ugenread_isoc
-ffffffff81e9a7c0 T ugenkqfilter
-ffffffff81e9b000 T uhidev_match
-ffffffff81e9b090 T uhidev_attach
-ffffffff81e9b6a0 T uhidev_detach
-ffffffff81e9b7e0 T uhidev_activate
-ffffffff81e9b880 T uhidev_use_rdesc
-ffffffff81e9b9a0 T uhidev_maxrepid
-ffffffff81e9ba50 T uhidevsubmatch
-ffffffff81e9baa0 T uhidevprint
-ffffffff81e9bb00 T uhidev_set_report
-ffffffff81e9bc70 T uhidev_intr
-ffffffff81e9bd70 T uhidev_get_report_desc
-ffffffff81e9bdb0 T uhidev_open
-ffffffff81e9bfc0 T uhidev_close
-ffffffff81e9c0d0 T uhidev_report_type_conv
-ffffffff81e9c110 T uhidev_set_report_async_cb
-ffffffff81e9c140 T uhidev_set_report_async
-ffffffff81e9c2b0 T uhidev_get_report
-ffffffff81e9c3a0 T uhidev_get_report_async_cb
-ffffffff81e9c450 T uhidev_get_report_async
-ffffffff81e9c580 T uhidev_write
-ffffffff81e9c620 T uhidev_ioctl
-ffffffff81e9d000 T uhid_match
-ffffffff81e9d030 T uhid_attach
-ffffffff81e9d110 T uhid_detach
-ffffffff81e9d1f0 T uhid_lookup
-ffffffff81e9d280 T uhidopen
-ffffffff81e9d290 T uhid_intr
-ffffffff81e9d2f0 T uhid_do_open
-ffffffff81e9d3f0 T uhidclose
-ffffffff81e9d4c0 T uhid_do_read
-ffffffff81e9d620 T uhidread
-ffffffff81e9d6f0 T uhid_do_write
-ffffffff81e9d7b0 T uhidwrite
-ffffffff81e9d910 T uhid_do_ioctl
-ffffffff81e9d9d0 T uhidioctl
-ffffffff81e9db30 T uhidpoll
-ffffffff81e9dc50 T filt_uhidrdetach
-ffffffff81e9dcc0 T filt_uhidread
-ffffffff81e9dd00 T uhidkqfilter
-ffffffff81e9e000 T fido_match
-ffffffff81e9e080 T fidoopen
-ffffffff81e9e090 T fidoioctl
-ffffffff81e9f000 T ukbd_cngetc
-ffffffff81e9f070 T ukbd_cnpollc
-ffffffff81e9f0c0 T ukbd_cnbell
-ffffffff81e9f0e0 T ukbd_debugger
-ffffffff81e9f100 T ukbd_enable
-ffffffff81e9f1a0 T ukbd_set_leds
-ffffffff81e9f220 T ukbd_ioctl
-ffffffff81e9f340 T ukbd_match
-ffffffff81e9f3b0 T ukbd_attach
-ffffffff81e9f770 T ukbd_detach
-ffffffff81e9f7d0 T ukbd_intr
-ffffffff81e9f840 T ukbd_apple_iso_munge
-ffffffff81e9fa60 T ukbd_apple_iso_mba_munge
-ffffffff81e9fc80 T ukbd_apple_mba_munge
-ffffffff81e9fde0 T ukbd_apple_munge
-ffffffff81e9ff40 T ukbd_db_enter
-ffffffff81e9ff50 T ukbd_cnattach
-ffffffff81e9ffd0 T ukbd_translate
-ffffffff81ea0020 T ukbd_apple_translate
-ffffffff81ea1000 T ums_enable
-ffffffff81ea1060 T ums_ioctl
-ffffffff81ea10f0 T ums_disable
-ffffffff81ea1120 T ums_match
-ffffffff81ea11f0 T ums_attach
-ffffffff81ea1390 T ums_detach
-ffffffff81ea13a0 T ums_intr
-ffffffff81ea2000 T umt_enable
-ffffffff81ea2070 T umt_ioctl
-ffffffff81ea2100 T umt_disable
-ffffffff81ea2130 T umt_match
-ffffffff81ea21a0 T umt_attach
-ffffffff81ea22a0 T umt_detach
-ffffffff81ea22b0 T umt_find_winptp_reports
-ffffffff81ea24d0 T umt_intr
-ffffffff81ea2510 T umt_hidev_get_report
-ffffffff81ea2560 T umt_hidev_set_report
-ffffffff81ea3000 T uts_enable
-ffffffff81ea30f0 T uts_ioctl
-ffffffff81ea32b0 T uts_disable
-ffffffff81ea3340 T uts_match
-ffffffff81ea33d0 T uts_attach
-ffffffff81ea3590 T uts_detach
-ffffffff81ea3610 T uts_activate
-ffffffff81ea3680 T uts_intr
-ffffffff81ea3790 T uts_get_pos
-ffffffff81ea4000 T ubcmtp_enable
-ffffffff81ea40b0 T ubcmtp_ioctl
-ffffffff81ea4190 T ubcmtp_disable
-ffffffff81ea42a0 T ubcmtp_match
-ffffffff81ea4350 T ubcmtp_attach
-ffffffff81ea45e0 T ubcmtp_detach
-ffffffff81ea4620 T ubcmtp_activate
-ffffffff81ea4690 T ubcmtp_configure
-ffffffff81ea4720 T ubcmtp_raw_mode
-ffffffff81ea4890 T ubcmtp_setup_pipes
-ffffffff81ea4ac0 T ubcmtp_bt_intr
-ffffffff81ea4b90 T ubcmtp_tp_intr
-ffffffff81ea5000 T ucycom_set
-ffffffff81ea5090 T ucycom_param
-ffffffff81ea51f0 T ucycom_open
-ffffffff81ea52d0 T ucycom_close
-ffffffff81ea5390 T ucycom_read
-ffffffff81ea5410 T ucycom_write
-ffffffff81ea54c0 T ucycom_match
-ffffffff81ea5530 T ucycom_attach
-ffffffff81ea56e0 T ucycom_detach
-ffffffff81ea5740 T ucycom_intr
-ffffffff81ea5840 T ucycom_get_status
-ffffffff81ea6000 T uslhcom_get_status
-ffffffff81ea6060 T uslhcom_set
-ffffffff81ea60e0 T uslhcom_param
-ffffffff81ea61c0 T uslhcom_open
-ffffffff81ea6260 T uslhcom_close
-ffffffff81ea6300 T uslhcom_read
-ffffffff81ea6340 T uslhcom_write
-ffffffff81ea63a0 T uslhcom_match
-ffffffff81ea6410 T uslhcom_attach
-ffffffff81ea6670 T uslhcom_detach
-ffffffff81ea66d0 T uslhcom_intr
-ffffffff81ea6770 T uslhcom_uart_endis
-ffffffff81ea67d0 T uslhcom_get_version
-ffffffff81ea6830 T uslhcom_clear_fifo
-ffffffff81ea6890 T uslhcom_get_uart_status
-ffffffff81ea68f0 T uslhcom_set_break
-ffffffff81ea6950 T uslhcom_set_config
-ffffffff81ea69b0 T uslhcom_set_baud_rate
-ffffffff81ea69f0 T uslhcom_create_config
-ffffffff81ea6a80 T uslhcom_setup
-ffffffff81ea7000 T ulpt_ucode_loader_hp
-ffffffff81ea71f0 T ulpt_match
-ffffffff81ea7260 T ulpt_attach
-ffffffff81ea7540 T ulpt_detach
-ffffffff81ea7630 T ulpt_load_firmware
-ffffffff81ea76c0 T ulptopen
-ffffffff81ea79f0 T ulpt_status
-ffffffff81ea7a50 T ulpt_reset
-ffffffff81ea7ad0 t ulpt_input
-ffffffff81ea7b00 T ulpt_statusmsg
-ffffffff81ea7bb0 T ulptclose
-ffffffff81ea7c70 T ulpt_do_write
-ffffffff81ea7e40 T ulptwrite
-ffffffff81ea8000 T umass_match
-ffffffff81ea80a0 T umass_attach
-ffffffff81ea85c0 T umass_detach
-ffffffff81ea86c0 T umass_bbb_transfer
-ffffffff81ea8950 T umass_bbb_reset
-ffffffff81ea89f0 T umass_bbb_state
-ffffffff81ea8f50 T umass_cbi_transfer
-ffffffff81ea91d0 T umass_cbi_reset
-ffffffff81ea9290 T umass_cbi_state
-ffffffff81ea98c0 T umass_disco
-ffffffff81ea9a40 T umass_bbb_get_max_lun
-ffffffff81ea9ac0 T umass_polled_transfer
-ffffffff81ea9bc0 T umass_setup_transfer
-ffffffff81ea9d50 T umass_setup_ctrl_transfer
-ffffffff81ea9ed0 T umass_adjust_transfer
-ffffffff81ea9f80 T umass_clear_endpoint_stall
-ffffffff81eaa020 T umass_cbi_adsc
-ffffffff81eab000 T umass_init_insystem
-ffffffff81eab020 T umass_init_shuttle
-ffffffff81eab080 T umass_fixup_sony
-ffffffff81eab0f0 T umass_fixup_yedata
-ffffffff81eab140 T umass_lookup
-ffffffff81eac000 T umass_scsi_cmd
-ffffffff81eac1a0 T umass_scsi_probe
-ffffffff81eac270 T umass_scsi_attach
-ffffffff81eac390 T umass_io_get
-ffffffff81eac3f0 T umass_io_put
-ffffffff81eac420 T umass_scsi_detach
-ffffffff81eac4a0 T umass_scsi_cb
-ffffffff81eac6c0 T umass_scsi_sense_cb
-ffffffff81ead000 T uthum_match
-ffffffff81ead070 T uthum_attach
-ffffffff81ead270 T uthum_detach
-ffffffff81ead370 T uthum_intr
-ffffffff81ead3a0 T uthum_check_device_info
-ffffffff81ead680 T uthum_setup_sensors
-ffffffff81ead890 T uthum_print_sensorinfo
-ffffffff81ead9f0 T uthum_refresh
-ffffffff81eadac0 T uthum_reset_device
-ffffffff81eadb40 T uthum_issue_cmd
-ffffffff81eadd80 T uthum_read_data
-ffffffff81eadef0 T uthum_ntc_tuning
-ffffffff81eae180 T uthum_ntc_getdata
-ffffffff81eae200 T uthum_refresh_temper
-ffffffff81eae2e0 T uthum_refresh_temperntc
-ffffffff81eae5a0 T uthum_refresh_temperhum
-ffffffff81eae6c0 T uthum_sht1x_temp
-ffffffff81eae6f0 T uthum_sht1x_rh
-ffffffff81eae770 T uthum_ds75_temp
-ffffffff81eae7b0 T uthum_ntc_temp
-ffffffff81eaf000 T ugold_match
-ffffffff81eaf0b0 T ugold_attach
-ffffffff81eaf2d0 T ugold_detach
-ffffffff81eaf380 T ugold_ds75_intr
-ffffffff81eaf5b0 T ugold_si700x_intr
-ffffffff81eaf900 T ugold_refresh
-ffffffff81eafa40 T ugold_issue_cmd
-ffffffff81eb0000 T utrh_match
-ffffffff81eb0070 T utrh_attach
-ffffffff81eb0260 T utrh_detach
-ffffffff81eb0350 T utrh_intr
-ffffffff81eb0390 T utrh_refresh
-ffffffff81eb0570 T utrh_sht1x_temp
-ffffffff81eb05a0 T utrh_sht1x_rh
-ffffffff81eb1000 T uoak_check_device_ready
-ffffffff81eb1080 T uoak_set_cmd
-ffffffff81eb1180 T uoak_get_cmd
-ffffffff81eb12f0 T uoak_get_device_name
-ffffffff81eb13b0 T uoak_get_report_mode
-ffffffff81eb1460 T uoak_get_report_rate
-ffffffff81eb1520 T uoak_get_sample_rate
-ffffffff81eb15e0 T uoak_set_sample_rate
-ffffffff81eb1670 T uoak_led_status
-ffffffff81eb1710 T uoak_led_ctrl
-ffffffff81eb1770 T uoak_get_devinfo
-ffffffff81eb1790 T uoak_get_setting
-ffffffff81eb19a0 T uoak_print_devinfo
-ffffffff81eb19c0 T uoak_print_setting
-ffffffff81eb1a60 T uoak_sensor_attach
-ffffffff81eb1b70 T uoak_sensor_detach
-ffffffff81eb1be0 T uoak_sensor_update
-ffffffff81eb1c80 T uoak_sensor_refresh
-ffffffff81eb2000 T uoakrh_match
-ffffffff81eb2070 T uoakrh_attach
-ffffffff81eb2300 T uoakrh_detach
-ffffffff81eb23c0 T uoakrh_dev_print
-ffffffff81eb2430 T uoakrh_dev_setting
-ffffffff81eb24d0 T uoakrh_intr
-ffffffff81eb25a0 T uoakrh_refresh
-ffffffff81eb2650 T uoakrh_get_sensor_setting
-ffffffff81eb3000 T uoaklux_match
-ffffffff81eb3070 T uoaklux_attach
-ffffffff81eb3280 T uoaklux_detach
-ffffffff81eb3330 T uoaklux_dev_print
-ffffffff81eb33c0 T uoaklux_dev_setting
-ffffffff81eb3460 T uoaklux_intr
-ffffffff81eb34d0 T uoaklux_refresh
-ffffffff81eb3550 T uoaklux_get_sensor_setting
-ffffffff81eb4000 T uoakv_match
-ffffffff81eb4070 T uoakv_attach
-ffffffff81eb4310 T uoakv_detach
-ffffffff81eb4430 T uoakv_dev_print
-ffffffff81eb4620 T uoakv_dev_setting
-ffffffff81eb4780 T uoakv_intr
-ffffffff81eb48f0 T uoakv_refresh
-ffffffff81eb4a00 T uoakv_get_channel_setting
-ffffffff81eb4ad0 T uoakv_get_sensor_setting
-ffffffff81eb5000 T uonerng_match
-ffffffff81eb5050 T uonerng_attach
-ffffffff81eb53c0 T uonerng_detach
-ffffffff81eb5460 T uonerng_task
-ffffffff81eb55b0 T uonerng_enable
-ffffffff81eb5720 T uonerng_timeout
-ffffffff81eb5740 T uonerng_cleanup
-ffffffff81eb57c0 T uonerng_rts
-ffffffff81eb5840 T uonerng_set_line_state
-ffffffff81eb6000 T urng_match
-ffffffff81eb6070 T urng_attach
-ffffffff81eb6270 T urng_detach
-ffffffff81eb6300 T urng_task
-ffffffff81eb6420 T urng_timeout
-ffffffff81eb7000 T udcf_match
-ffffffff81eb7070 T udcf_attach
-ffffffff81eb73d0 T udcf_detach
-ffffffff81eb7510 T udcf_nc_signal
-ffffffff81eb7580 T udcf_ft232r_signal
-ffffffff81eb7600 T udcf_probe
-ffffffff81eb7780 T udcf_bv_probe
-ffffffff81eb7800 T udcf_mg_probe
-ffffffff81eb7bb0 T udcf_sl_probe
-ffffffff81eb7c30 T udcf_intr
-ffffffff81eb7c50 T udcf_bv_intr
-ffffffff81eb7c70 T udcf_mg_intr
-ffffffff81eb7c90 T udcf_sl_intr
-ffffffff81eb7cb0 T udcf_it_intr
-ffffffff81eb7d30 T udcf_nc_init_hw
-ffffffff81eb7e00 T udcf_ft232r_init_hw
-ffffffff81eb8000 T umbg_match
-ffffffff81eb8060 T umbg_attach
-ffffffff81eb83a0 T umbg_detach
-ffffffff81eb84b0 T umbg_task
-ffffffff81eb8660 T umbg_intr
-ffffffff81eb8680 T umbg_it_intr
-ffffffff81eb8700 T umbg_read
-ffffffff81eb9000 T uvisor_close
-ffffffff81eb9090 T uvisor_match
-ffffffff81eb9100 T uvisor_attach
-ffffffff81eb94c0 T uvisor_detach
-ffffffff81eb9560 T uvisor_init
-ffffffff81eba000 T udsbr_get_info
-ffffffff81eba0d0 T udsbr_set_info
-ffffffff81eba140 T udsbr_match
-ffffffff81eba190 T udsbr_attach
-ffffffff81eba1e0 T udsbr_detach
-ffffffff81eba220 T udsbr_activate
-ffffffff81eba260 T udsbr_req
-ffffffff81eba300 T udsbr_start
-ffffffff81eba3c0 T udsbr_stop
-ffffffff81eba480 T udsbr_setfreq
-ffffffff81eba570 T udsbr_status
-ffffffff81ebb000 T utwitch_match
-ffffffff81ebb070 T utwitch_attach
-ffffffff81ebb2a0 T utwitch_detach
-ffffffff81ebb360 T utwitch_intr
-ffffffff81ebb410 T utwitch_refresh
-ffffffff81ebb4f0 T utwitch_set_mode
-ffffffff81ebb5a0 T utwitch_read_value_request
-ffffffff81ebb640 T utwitch_write_value_request
-ffffffff81ebc000 T aue_match
-ffffffff81ebc070 T aue_attach
-ffffffff81ebc400 T aue_detach
-ffffffff81ebc520 T aue_csr_read_1
-ffffffff81ebc5b0 T aue_csr_read_2
-ffffffff81ebc640 T aue_csr_write_1
-ffffffff81ebc6d0 T aue_csr_write_2
-ffffffff81ebc760 T aue_eeprom_getword
-ffffffff81ebc8f0 T aue_read_mac
-ffffffff81ebc960 T aue_lock_mii
-ffffffff81ebc980 T aue_unlock_mii
-ffffffff81ebc9e0 T aue_miibus_readreg
-ffffffff81ebcbe0 T aue_miibus_writereg
-ffffffff81ebcda0 T aue_miibus_statchg
-ffffffff81ebd0d0 T aue_crc
-ffffffff81ebd1f0 T aue_iff
-ffffffff81ebd5b0 T aue_reset_pegasus_II
-ffffffff81ebd6a0 T aue_reset
-ffffffff81ebd8c0 T aue_tick_task
-ffffffff81ebd990 T aue_stop
-ffffffff81ebdbf0 T aue_ioctl
-ffffffff81ebdd90 T aue_start
-ffffffff81ebde90 T aue_watchdog
-ffffffff81ebdf40 T aue_ifmedia_upd
-ffffffff81ebdfd0 T aue_ifmedia_sts
-ffffffff81ebe030 T aue_tick
-ffffffff81ebe0a0 T aue_newbuf
-ffffffff81ebe1a0 T aue_rx_list_init
-ffffffff81ebe250 T aue_tx_list_init
-ffffffff81ebe2f0 T aue_intr
-ffffffff81ebe400 T aue_rxeof
-ffffffff81ebe5f0 T aue_txeof
-ffffffff81ebe710 T aue_send
-ffffffff81ebe850 T aue_init
-ffffffff81ebecf0 T aue_openpipes
-ffffffff81ebf000 T axe_match
-ffffffff81ebf070 T axe_attach
-ffffffff81ebf590 T axe_detach
-ffffffff81ebf6f0 T axe_lock_mii
-ffffffff81ebf710 T axe_unlock_mii
-ffffffff81ebf770 T axe_cmd
-ffffffff81ebf820 T axe_miibus_readreg
-ffffffff81ebf9b0 T axe_miibus_writereg
-ffffffff81ebfb20 T axe_miibus_statchg
-ffffffff81ebfc50 T axe_ifmedia_upd
-ffffffff81ebfcd0 T axe_ifmedia_sts
-ffffffff81ebfd30 T axe_iff
-ffffffff81ebff10 T axe_reset
-ffffffff81ebff70 T axe_ax88178_init
-ffffffff81ec0350 T axe_ax88772b_nodeid
-ffffffff81ec04c0 T axe_ax88772_init
-ffffffff81ec06f0 T axe_tick_task
-ffffffff81ec07a0 T axe_stop
-ffffffff81ec09a0 T axe_ioctl
-ffffffff81ec0af0 T axe_start
-ffffffff81ec0bd0 T axe_watchdog
-ffffffff81ec0c80 T axe_tick
-ffffffff81ec0cf0 T axe_newbuf
-ffffffff81ec0d80 T axe_rx_list_init
-ffffffff81ec0e30 T axe_tx_list_init
-ffffffff81ec0ee0 T axe_rxeof
-ffffffff81ec1180 T axe_txeof
-ffffffff81ec12a0 T axe_encap
-ffffffff81ec1400 T axe_init
-ffffffff81ec2000 T axen_match
-ffffffff81ec2070 T axen_attach
-ffffffff81ec2490 T axen_detach
-ffffffff81ec25f0 T axen_lock_mii
-ffffffff81ec2610 T axen_unlock_mii
-ffffffff81ec2670 T axen_cmd
-ffffffff81ec2720 T axen_miibus_readreg
-ffffffff81ec2840 T axen_miibus_writereg
-ffffffff81ec2940 T axen_miibus_statchg
-ffffffff81ec2aa0 T axen_ifmedia_upd
-ffffffff81ec2b30 T axen_ifmedia_sts
-ffffffff81ec2b90 T axen_iff
-ffffffff81ec2d90 T axen_reset
-ffffffff81ec2df0 T axen_ax88179_init
-ffffffff81ec34a0 T axen_tick_task
-ffffffff81ec3550 T axen_stop
-ffffffff81ec3750 T axen_ioctl
-ffffffff81ec38a0 T axen_start
-ffffffff81ec3980 T axen_watchdog
-ffffffff81ec3a30 T axen_tick
-ffffffff81ec3aa0 T axen_newbuf
-ffffffff81ec3b30 T axen_rx_list_init
-ffffffff81ec3be0 T axen_tx_list_init
-ffffffff81ec3c90 T axen_rxeof
-ffffffff81ec3ff0 T axen_txeof
-ffffffff81ec4110 T axen_encap
-ffffffff81ec4260 T axen_init
-ffffffff81ec5000 T smsc_match
-ffffffff81ec5070 T smsc_attach
-ffffffff81ec5440 T smsc_detach
-ffffffff81ec55a0 T smsc_read_reg
-ffffffff81ec5640 T smsc_write_reg
-ffffffff81ec56d0 T smsc_wait_for_bits
-ffffffff81ec57a0 T smsc_miibus_readreg
-ffffffff81ec59d0 T smsc_lock_mii
-ffffffff81ec59f0 T smsc_unlock_mii
-ffffffff81ec5a50 T smsc_miibus_writereg
-ffffffff81ec5cb0 T smsc_miibus_statchg
-ffffffff81ec5f10 T smsc_ifmedia_upd
-ffffffff81ec5f60 T smsc_ifmedia_sts
-ffffffff81ec5fc0 T smsc_iff
-ffffffff81ec61c0 T smsc_sethwcsum
-ffffffff81ec62e0 T smsc_setmacaddress
-ffffffff81ec63d0 T smsc_reset
-ffffffff81ec6430 T smsc_chip_init
-ffffffff81ec6b60 T smsc_init
-ffffffff81ec6dc0 T smsc_stop
-ffffffff81ec6fb0 T smsc_rx_list_init
-ffffffff81ec7060 T smsc_tx_list_init
-ffffffff81ec7110 T smsc_rxeof
-ffffffff81ec7310 T smsc_start
-ffffffff81ec73d0 T smsc_encap
-ffffffff81ec74e0 T smsc_tick
-ffffffff81ec7540 T smsc_ioctl
-ffffffff81ec7690 T smsc_tick_task
-ffffffff81ec7740 T smsc_txeof
-ffffffff81ec8000 T cue_match
-ffffffff81ec8070 T cue_attach
-ffffffff81ec8300 T cue_detach
-ffffffff81ec83f0 T cue_csr_read_1
-ffffffff81ec8480 T cue_csr_read_2
-ffffffff81ec8510 T cue_csr_write_1
-ffffffff81ec85a0 T cue_mem
-ffffffff81ec8620 T cue_getmac
-ffffffff81ec86a0 T cue_setmulti
-ffffffff81ec8810 T cue_reset
-ffffffff81ec88b0 T cue_tick_task
-ffffffff81ec8a40 T cue_stop
-ffffffff81ec8c90 T cue_ioctl
-ffffffff81ec8f00 T cue_start
-ffffffff81ec8fe0 T cue_watchdog
-ffffffff81ec90a0 T cue_tick
-ffffffff81ec9110 T cue_newbuf
-ffffffff81ec9210 T cue_rx_list_init
-ffffffff81ec92d0 T cue_tx_list_init
-ffffffff81ec9380 T cue_rxeof
-ffffffff81ec9570 T cue_txeof
-ffffffff81ec9690 T cue_send
-ffffffff81ec97d0 T cue_init
-ffffffff81ec9d00 T cue_open_pipes
-ffffffff81eca000 T kue_match
-ffffffff81eca070 T kue_attach
-ffffffff81eca100 T kue_detach
-ffffffff81eca1f0 T kue_setword
-ffffffff81eca250 T kue_ctl
-ffffffff81eca2c0 T kue_load_fw
-ffffffff81eca560 T kue_reset
-ffffffff81eca5d0 T kue_setmulti
-ffffffff81eca790 T kue_attachhook
-ffffffff81ecaa60 T kue_ioctl
-ffffffff81ecac50 T kue_start
-ffffffff81ecad30 T kue_watchdog
-ffffffff81ecadf0 T kue_stop
-ffffffff81ecafb0 T kue_newbuf
-ffffffff81ecb0a0 T kue_rx_list_init
-ffffffff81ecb1c0 T kue_tx_list_init
-ffffffff81ecb260 T kue_rxeof
-ffffffff81ecb4c0 T kue_txeof
-ffffffff81ecb5e0 T kue_send
-ffffffff81ecb720 T kue_init
-ffffffff81ecb8d0 T kue_open_pipes
-ffffffff81ecc000 T cdce_match
-ffffffff81ecc0a0 T cdce_attach
-ffffffff81ecc650 T cdce_detach
-ffffffff81ecc6e0 T cdce_ioctl
-ffffffff81ecc7f0 T cdce_start
-ffffffff81ecc8d0 T cdce_watchdog
-ffffffff81ecc950 T cdce_stop
-ffffffff81eccb10 T cdce_encap
-ffffffff81eccc30 T cdce_txeof
-ffffffff81eccd60 T cdce_init
-ffffffff81eccff0 T cdce_intr
-ffffffff81ecd050 T cdce_tx_list_init
-ffffffff81ecd0f0 T cdce_rx_list_init
-ffffffff81ecd1a0 T cdce_rxeof
-ffffffff81ecd3d0 T cdce_newbuf
-ffffffff81ece000 T urndis_match
-ffffffff81ece0c0 T urndis_attach
-ffffffff81ece4e0 T urndis_detach
-ffffffff81ece560 T urndis_ctrl_msg
-ffffffff81ece5d0 T urndis_ctrl_send
-ffffffff81ece690 T urndis_ctrl_recv
-ffffffff81ece7b0 T urndis_ctrl_handle
-ffffffff81ece9e0 T urndis_ctrl_handle_init
-ffffffff81ecea80 T urndis_ctrl_handle_query
-ffffffff81ecebb0 T urndis_ctrl_handle_reset
-ffffffff81ecec60 T urndis_ctrl_handle_status
-ffffffff81ececd0 T urndis_ctrl_set
-ffffffff81eceeb0 T urndis_ctrl_init
-ffffffff81ecf030 T urndis_ctrl_halt
-ffffffff81ecf170 T urndis_ctrl_query
-ffffffff81ecf330 T urndis_ctrl_set_param
-ffffffff81ecf4a0 T urndis_encap
-ffffffff81ecf5e0 T urndis_txeof
-ffffffff81ecf6f0 T urndis_stop
-ffffffff81ecf860 T urndis_decap
-ffffffff81ecfa80 T urndis_newbuf
-ffffffff81ecfb50 T urndis_rx_list_init
-ffffffff81ecfc00 T urndis_tx_list_init
-ffffffff81ecfca0 T urndis_ioctl
-ffffffff81ecfdb0 T urndis_init
-ffffffff81ecfff0 T urndis_rxeof
-ffffffff81ed0100 T urndis_start
-ffffffff81ed01e0 T urndis_lookup
-ffffffff81ed1000 T mos_match
-ffffffff81ed1070 T mos_attach
-ffffffff81ed1440 T mos_detach
-ffffffff81ed15a0 T mos_lock_mii
-ffffffff81ed15c0 T mos_unlock_mii
-ffffffff81ed1620 T mos_reg_read_1
-ffffffff81ed16b0 T mos_reg_read_2
-ffffffff81ed1740 T mos_reg_write_1
-ffffffff81ed17c0 T mos_reg_write_2
-ffffffff81ed1840 T mos_readmac
-ffffffff81ed18c0 T mos_writemac
-ffffffff81ed1940 T mos_write_mcast
-ffffffff81ed19c0 T mos_miibus_readreg
-ffffffff81ed1be0 T mos_miibus_writereg
-ffffffff81ed1dc0 T mos_miibus_statchg
-ffffffff81ed1fa0 T mos_ifmedia_upd
-ffffffff81ed2030 T mos_ifmedia_sts
-ffffffff81ed2090 T mos_iff
-ffffffff81ed2280 T mos_reset
-ffffffff81ed23a0 T mos_chip_init
-ffffffff81ed24e0 T mos_tick_task
-ffffffff81ed25b0 T mos_stop
-ffffffff81ed2790 T mos_ioctl
-ffffffff81ed28e0 T mos_start
-ffffffff81ed2a30 T mos_watchdog
-ffffffff81ed2ae0 T mos_tick
-ffffffff81ed2b50 T mos_newbuf
-ffffffff81ed2be0 T mos_rx_list_init
-ffffffff81ed2c90 T mos_tx_list_init
-ffffffff81ed2d40 T mos_rxeof
-ffffffff81ed2f70 T mos_txeof
-ffffffff81ed3090 T mos_encap
-ffffffff81ed3170 T mos_init
-ffffffff81ed4000 T mue_match
-ffffffff81ed4070 T mue_attach
-ffffffff81ed4470 T mue_detach
-ffffffff81ed45a0 T mue_csr_read
-ffffffff81ed4630 T mue_csr_write
-ffffffff81ed46c0 T mue_lock_mii
-ffffffff81ed46e0 T mue_unlock_mii
-ffffffff81ed4740 T mue_mii_wait
-ffffffff81ed4820 T mue_miibus_readreg
-ffffffff81ed4aa0 T mue_miibus_writereg
-ffffffff81ed4d10 T mue_miibus_statchg
-ffffffff81ed5010 T mue_ifmedia_upd
-ffffffff81ed5060 T mue_ifmedia_sts
-ffffffff81ed50c0 T mue_eeprom_wait
-ffffffff81ed51a0 T mue_eeprom_getbyte
-ffffffff81ed53c0 T mue_read_eeprom
-ffffffff81ed55a0 T mue_dataport_wait
-ffffffff81ed5690 T mue_dataport_write
-ffffffff81ed5990 T mue_init_ltm
-ffffffff81ed5c10 T mue_chip_init
-ffffffff81ed68d0 T mue_set_macaddr
-ffffffff81ed6a50 T mue_tick_task
-ffffffff81ed6b00 T mue_stop
-ffffffff81ed6cd0 T mue_ioctl
-ffffffff81ed6e20 T mue_start
-ffffffff81ed6f00 T mue_watchdog
-ffffffff81ed6fb0 T mue_tick
-ffffffff81ed7020 T mue_rx_list_init
-ffffffff81ed70d0 T mue_tx_list_init
-ffffffff81ed7180 T mue_open_pipes
-ffffffff81ed7290 T mue_rxeof
-ffffffff81ed7490 T mue_encap
-ffffffff81ed75a0 T mue_txeof
-ffffffff81ed76c0 T mue_iff
-ffffffff81ed78f0 T mue_init
-ffffffff81ed7aa0 T mue_reset
-ffffffff81ed8000 T udav_match
-ffffffff81ed8070 T udav_attach
-ffffffff81ed8450 T udav_detach
-ffffffff81ed85a0 T udav_tick_task
-ffffffff81ed8710 T udav_stop_task
-ffffffff81ed8730 T udav_reset
-ffffffff81ed89a0 T udav_csr_read
-ffffffff81ed8a50 T udav_start
-ffffffff81ed8b30 T udav_ioctl
-ffffffff81ed8cd0 T udav_watchdog
-ffffffff81ed8d80 T udav_miibus_readreg
-ffffffff81ed9000 T udav_miibus_writereg
-ffffffff81ed9270 T udav_miibus_statchg
-ffffffff81ed92a0 T udav_ifmedia_change
-ffffffff81ed9350 T udav_ifmedia_status
-ffffffff81ed9410 T udav_tick
-ffffffff81ed9450 T udav_stop
-ffffffff81ed95c0 T udav_csr_write
-ffffffff81ed9670 T udav_csr_read1
-ffffffff81ed9730 T udav_csr_write1
-ffffffff81ed97e0 T udav_init
-ffffffff81ed9de0 T udav_tx_list_init
-ffffffff81ed9e90 T udav_rx_list_init
-ffffffff81ed9f50 T udav_iff
-ffffffff81eda2e0 T udav_openpipes
-ffffffff81eda410 T udav_rxeof
-ffffffff81eda650 T udav_newbuf
-ffffffff81eda750 T udav_send
-ffffffff81eda8c0 T udav_txeof
-ffffffff81edaa00 T udav_lock_mii
-ffffffff81edaa20 T udav_unlock_mii
-ffffffff81edb000 T upl_match
-ffffffff81edb070 T upl_attach
-ffffffff81edb280 T upl_detach
-ffffffff81edb330 T upl_ioctl
-ffffffff81edb450 T upl_start
-ffffffff81edb530 T upl_watchdog
-ffffffff81edb5d0 T upl_output
-ffffffff81edb5e0 T upl_stop
-ffffffff81edb7a0 T upl_newbuf
-ffffffff81edb890 T upl_rx_list_init
-ffffffff81edb9c0 T upl_tx_list_init
-ffffffff81edba70 T upl_rxeof
-ffffffff81edbca0 T upl_txeof
-ffffffff81edbdc0 T upl_send
-ffffffff81edbed0 T upl_init
-ffffffff81edc010 T upl_openpipes
-ffffffff81edc170 T upl_intr
-ffffffff81edd000 T ugl_match
-ffffffff81edd070 T ugl_attach
-ffffffff81edd230 T ugl_detach
-ffffffff81edd2e0 T ugl_ioctl
-ffffffff81edd3f0 T ugl_start
-ffffffff81edd4d0 T ugl_watchdog
-ffffffff81edd550 T ugl_stop
-ffffffff81edd680 T ugl_newbuf
-ffffffff81edd770 T ugl_rx_list_init
-ffffffff81edd8a0 T ugl_tx_list_init
-ffffffff81edd950 T ugl_rxeof
-ffffffff81eddc00 T ugl_txeof
-ffffffff81eddd20 T ugl_send
-ffffffff81edde50 T ugl_init
-ffffffff81eddf90 T ugl_openpipes
-ffffffff81ede0f0 T ugl_intr
-ffffffff81edf000 T url_match
-ffffffff81edf070 T url_attach
-ffffffff81edf490 T url_detach
-ffffffff81edf5e0 T url_tick_task
-ffffffff81edf6b0 T url_stop_task
-ffffffff81edf6d0 T url_reset
-ffffffff81edf870 T url_mem
-ffffffff81edf930 T url_start
-ffffffff81edfa10 T url_ioctl
-ffffffff81edfbb0 T url_watchdog
-ffffffff81edfc60 T url_int_miibus_readreg
-ffffffff81edfe90 T url_int_miibus_writereg
-ffffffff81ee0050 T url_miibus_statchg
-ffffffff81ee0080 T url_ifmedia_change
-ffffffff81ee0130 T url_ifmedia_status
-ffffffff81ee01c0 T url_tick
-ffffffff81ee0220 T url_stop
-ffffffff81ee0390 T url_csr_read_1
-ffffffff81ee0450 T url_csr_read_2
-ffffffff81ee0510 T url_csr_write_1
-ffffffff81ee05b0 T url_csr_write_2
-ffffffff81ee0650 T url_csr_write_4
-ffffffff81ee06f0 T url_init
-ffffffff81ee0bb0 T url_tx_list_init
-ffffffff81ee0c60 T url_rx_list_init
-ffffffff81ee0d20 T url_iff
-ffffffff81ee0fa0 T url_openpipes
-ffffffff81ee10d0 T url_rxeof
-ffffffff81ee12e0 T url_newbuf
-ffffffff81ee13e0 T url_send
-ffffffff81ee1530 T url_txeof
-ffffffff81ee1670 T url_lock_mii
-ffffffff81ee1690 T url_unlock_mii
-ffffffff81ee2000 T ure_match
-ffffffff81ee2070 T ure_attach
-ffffffff81ee2660 T ure_detach
-ffffffff81ee2780 T ure_ctl
-ffffffff81ee2830 T ure_read_mem
-ffffffff81ee28c0 T ure_write_mem
-ffffffff81ee2950 T ure_read_1
-ffffffff81ee29f0 T ure_read_2
-ffffffff81ee2a90 T ure_read_4
-ffffffff81ee2b10 T ure_write_1
-ffffffff81ee2bd0 T ure_write_2
-ffffffff81ee2c90 T ure_write_4
-ffffffff81ee2d20 T ure_ocp_reg_read
-ffffffff81ee2e10 T ure_ocp_reg_write
-ffffffff81ee2f10 T ure_miibus_readreg
-ffffffff81ee3000 T ure_lock_mii
-ffffffff81ee3020 T ure_unlock_mii
-ffffffff81ee3080 T ure_miibus_writereg
-ffffffff81ee3130 T ure_miibus_statchg
-ffffffff81ee31b0 T ure_ifmedia_upd
-ffffffff81ee3390 T ure_ifmedia_sts
-ffffffff81ee3500 T ure_get_link_status
-ffffffff81ee35a0 T ure_add_media_types
-ffffffff81ee3650 T ure_link_state
-ffffffff81ee3710 T ure_iff
-ffffffff81ee38e0 T ure_rxvlan
-ffffffff81ee3a20 T ure_reset
-ffffffff81ee3b30 T ure_watchdog
-ffffffff81ee3bb0 T ure_init
-ffffffff81ee4310 T ure_stop
-ffffffff81ee44b0 T ure_rtl8152_nic_reset
-ffffffff81ee4b30 T ure_rtl8153_nic_reset
-ffffffff81ee5790 T ure_rx_list_init
-ffffffff81ee5840 T ure_tx_list_init
-ffffffff81ee5920 T ure_rxeof
-ffffffff81ee5bc0 T ure_start
-ffffffff81ee5cd0 T ure_encap
-ffffffff81ee5e30 T ure_tick
-ffffffff81ee5e90 T ure_rtl8152_init
-ffffffff81ee6230 T ure_rtl8153_init
-ffffffff81ee6bb0 T ure_rtl8153_phy_status
-ffffffff81ee6c70 T ure_rtl8153b_init
-ffffffff81ee79c0 T ure_disable_teredo
-ffffffff81ee7b40 T ure_reset_bmu
-ffffffff81ee7c60 T ure_ioctl
-ffffffff81ee7dc0 T ure_tick_task
-ffffffff81ee7f50 T ure_txeof
-ffffffff81ee9000 T umodem_get_status
-ffffffff81ee9040 T umodem_set
-ffffffff81ee9100 T umodem_param
-ffffffff81ee91e0 T umodem_open
-ffffffff81ee9270 T umodem_close
-ffffffff81ee9300 T umodem_match
-ffffffff81ee93e0 T umodem_attach
-ffffffff81ee9750 T umodem_detach
-ffffffff81ee97e0 T umodem_get_caps
-ffffffff81ee9970 T umodem_set_comm_feature
-ffffffff81ee99e0 T umodem_intr
-ffffffff81ee9af0 T umodem_set_line_coding
-ffffffff81ee9b90 T umodem_dtr
-ffffffff81ee9c10 T umodem_set_line_state
-ffffffff81ee9c80 T umodem_rts
-ffffffff81ee9d00 T umodem_break
-ffffffff81eea000 T uftdi_get_status
-ffffffff81eea040 T uftdi_set
-ffffffff81eea0f0 T uftdi_param
-ffffffff81eea4b0 T uftdi_open
-ffffffff81eea580 T uftdi_read
-ffffffff81eea600 T uftdi_write
-ffffffff81eea680 T uftdi_match
-ffffffff81eea720 T uftdi_attach
-ffffffff81eea980 T uftdi_detach
-ffffffff81eea9d0 T uftdi_break
-ffffffff81eeaa30 T uftdi_8u232am_getrate
-ffffffff81eeab20 T uftdi_2232h_getrate
-ffffffff81eeb000 T uplcom_get_status
-ffffffff81eeb040 T uplcom_set
-ffffffff81eeb180 T uplcom_param
-ffffffff81eeb330 T uplcom_open
-ffffffff81eeb4a0 T uplcom_close
-ffffffff81eeb540 T uplcom_match
-ffffffff81eeb5b0 T uplcom_attach
-ffffffff81eeb950 T uplcom_detach
-ffffffff81eeb9e0 T uplcom_reset
-ffffffff81eeba40 T uplcom_set_line_state
-ffffffff81eebae0 T uplcom_dtr
-ffffffff81eebb90 T uplcom_rts
-ffffffff81eebc30 T uplcom_break
-ffffffff81eebc90 T uplcom_set_crtscts
-ffffffff81eebcf0 T uplcom_set_line_coding
-ffffffff81eebd90 T uplcom_intr
-ffffffff81eec000 T umct_get_status
-ffffffff81eec040 T umct_set
-ffffffff81eec120 T umct_param
-ffffffff81eec200 T umct_open
-ffffffff81eec2f0 T umct_close
-ffffffff81eec390 T umct_match
-ffffffff81eec400 T umct_attach
-ffffffff81eec6d0 T umct_detach
-ffffffff81eec760 T umct_init
-ffffffff81eec7d0 T umct_set_line_state
-ffffffff81eec850 T umct_dtr
-ffffffff81eec8d0 T umct_rts
-ffffffff81eec950 T umct_break
-ffffffff81eec9c0 T umct_set_lcr
-ffffffff81eeca20 T umct_set_baudrate
-ffffffff81eecc10 T umct_intr
-ffffffff81eed000 T uvscom_get_status
-ffffffff81eed040 T uvscom_set
-ffffffff81eed150 T uvscom_param
-ffffffff81eed2b0 T uvscom_open
-ffffffff81eed520 T uvscom_close
-ffffffff81eed610 T uvscom_match
-ffffffff81eed680 T uvscom_attach
-ffffffff81eed8f0 T uvscom_detach
-ffffffff81eed980 T uvscom_reset
-ffffffff81eed9b0 T uvscom_readstat
-ffffffff81eeda40 T uvscom_shutdown
-ffffffff81eedad0 T uvscom_set_crtscts
-ffffffff81eedb00 T uvscom_set_line
-ffffffff81eedb90 T uvscom_set_line_coding
-ffffffff81eedc80 T uvscom_dtr
-ffffffff81eedd30 T uvscom_rts
-ffffffff81eedde0 T uvscom_break
-ffffffff81eede80 T uvscom_intr
-ffffffff81eee000 T ubsa_get_status
-ffffffff81eee040 T ubsa_set
-ffffffff81eee130 T ubsa_param
-ffffffff81eee330 T ubsa_open
-ffffffff81eee410 T ubsa_close
-ffffffff81eee4b0 T ubsa_match
-ffffffff81eee520 T ubsa_attach
-ffffffff81eee7d0 T ubsa_detach
-ffffffff81eee860 T ubsa_request
-ffffffff81eee910 T ubsa_dtr
-ffffffff81eee9b0 T ubsa_rts
-ffffffff81eeea50 T ubsa_break
-ffffffff81eeeaf0 T ubsa_baudrate
-ffffffff81eeecf0 T ubsa_flow
-ffffffff81eeedb0 T ubsa_parity
-ffffffff81eeee60 T ubsa_databits
-ffffffff81eeeef0 T ubsa_stopbits
-ffffffff81eeef80 T ubsa_intr
-ffffffff81ef0000 T ukspan_match
-ffffffff81ef0070 T ukspan_attach
-ffffffff81ef0450 T ukspan_detach
-ffffffff81ef0500 T ukspan_incb
-ffffffff81ef0680 T ukspan_destroy
-ffffffff81ef0710 T ukspan_outcb
-ffffffff81ef0780 T ukspan_get_status
-ffffffff81ef07c0 T ukspan_cmsg_init
-ffffffff81ef0830 T ukspan_cmsg_send
-ffffffff81ef08c0 T ukspan_set
-ffffffff81ef09a0 T ukspan_param
-ffffffff81ef0bc0 T ukspan_open
-ffffffff81ef0cd0 T ukspan_close
-ffffffff81ef1000 T uslcom_get_status
-ffffffff81ef1040 T uslcom_set
-ffffffff81ef10d0 T uslcom_param
-ffffffff81ef1220 T uslcom_open
-ffffffff81ef12a0 T uslcom_close
-ffffffff81ef1310 T uslcom_match
-ffffffff81ef1380 T uslcom_attach
-ffffffff81ef1590 T uslcom_detach
-ffffffff81ef15e0 T uslcom_break
-ffffffff81ef2000 T uark_get_status
-ffffffff81ef2040 T uark_set
-ffffffff81ef2070 T uark_param
-ffffffff81ef2270 T uark_match
-ffffffff81ef22e0 T uark_attach
-ffffffff81ef24f0 T uark_detach
-ffffffff81ef2540 T uark_break
-ffffffff81ef2570 T uark_cmd
-ffffffff81ef3000 T moscom_set
-ffffffff81ef30b0 T moscom_param
-ffffffff81ef3220 T moscom_open
-ffffffff81ef32f0 T moscom_match
-ffffffff81ef3360 T moscom_attach
-ffffffff81ef3570 T moscom_detach
-ffffffff81ef35c0 T moscom_cmd
-ffffffff81ef4000 T umcs_get_status
-ffffffff81ef40f0 T umcs_set
-ffffffff81ef4270 T umcs_param
-ffffffff81ef4440 T umcs_open
-ffffffff81ef49a0 T umcs_close
-ffffffff81ef4b10 T umcs_match
-ffffffff81ef4b80 T umcs_attach
-ffffffff81ef4ef0 T umcs_detach
-ffffffff81ef4f70 T umcs_get_reg
-ffffffff81ef4fd0 T umcs_intr
-ffffffff81ef5110 T umcs_status_task
-ffffffff81ef5190 T umcs_set_reg
-ffffffff81ef51f0 T umcs_get_uart_reg
-ffffffff81ef5270 T umcs_set_uart_reg
-ffffffff81ef52e0 T umcs_set_baudrate
-ffffffff81ef55d0 T umcs_calc_baudrate
-ffffffff81ef56c0 T umcs_dtr
-ffffffff81ef5770 T umcs_rts
-ffffffff81ef5820 T umcs_break
-ffffffff81ef6000 T uscom_match
-ffffffff81ef6070 T uscom_attach
-ffffffff81ef6280 T uscom_detach
-ffffffff81ef7000 T ucrcom_match
-ffffffff81ef7090 T ucrcom_attach
-ffffffff81ef72a0 T ucrcom_detach
-ffffffff81ef8000 T uxrcom_get_status
-ffffffff81ef8040 T uxrcom_set
-ffffffff81ef80e0 T uxrcom_param
-ffffffff81ef8200 T uxrcom_open
-ffffffff81ef8280 T uxrcom_close
-ffffffff81ef8310 T uxrcom_match
-ffffffff81ef8380 T uxrcom_attach
-ffffffff81ef8620 T uxrcom_detach
-ffffffff81ef86a0 T uxrcom_intr
-ffffffff81ef8780 T uxrcom_break
-ffffffff81ef87e0 T uxrcom_set_line_coding
-ffffffff81ef9000 T uipaq_set
-ffffffff81ef91c0 T uipaq_match
-ffffffff81ef9230 T uipaq_attach
-ffffffff81ef9440 T uipaq_detach
-ffffffff81ef9490 T uipaq_dtr
-ffffffff81ef9540 T uipaq_rts
-ffffffff81ef95f0 T uipaq_break
-ffffffff81efa000 T umsm_get_status
-ffffffff81efa040 T umsm_set
-ffffffff81efa0f0 T umsm_open
-ffffffff81efa1d0 T umsm_close
-ffffffff81efa270 T umsm_match
-ffffffff81efa3a0 T umsm_attach
-ffffffff81efa6d0 T umsm_detach
-ffffffff81efa770 T umsm_huawei_changemode
-ffffffff81efa7d0 T umsm_truinstall_changemode
-ffffffff81efa830 T umsm_umass_changemode
-ffffffff81efabd0 T umsm_intr
-ffffffff81efb000 T uchcom_get_status
-ffffffff81efb060 T uchcom_set
-ffffffff81efb120 T uchcom_param
-ffffffff81efb1c0 T uchcom_open
-ffffffff81efb220 T uchcom_close
-ffffffff81efb2b0 T uchcom_match
-ffffffff81efb320 T uchcom_attach
-ffffffff81efb480 T uchcom_detach
-ffffffff81efb530 T uchcom_find_ifaces
-ffffffff81efb5b0 T uchcom_find_endpoints
-ffffffff81efb770 T uchcom_close_intr_pipe
-ffffffff81efb800 T uchcom_generic_control_out
-ffffffff81efb860 T uchcom_generic_control_in
-ffffffff81efb8e0 T uchcom_write_reg
-ffffffff81efb950 T uchcom_read_reg
-ffffffff81efb9f0 T uchcom_get_version
-ffffffff81efba70 T uchcom_read_status
-ffffffff81efbaf0 T uchcom_set_dtrrts_10
-ffffffff81efbb50 T uchcom_set_dtrrts_20
-ffffffff81efbba0 T uchcom_update_version
-ffffffff81efbc50 T uchcom_convert_status
-ffffffff81efbcb0 T uchcom_update_status
-ffffffff81efbda0 T uchcom_set_dtrrts
-ffffffff81efbe70 T uchcom_set_break
-ffffffff81efbf60 T uchcom_calc_divider_settings
-ffffffff81efc070 T uchcom_set_dte_rate
-ffffffff81efc230 T uchcom_set_line_control
-ffffffff81efc280 T uchcom_clear_chip
-ffffffff81efc310 T uchcom_reset_chip
-ffffffff81efc3a0 T uchcom_setup_comm
-ffffffff81efc520 T uchcom_setup_intr_pipe
-ffffffff81efc5f0 T uchcom_intr
-ffffffff81efd000 t uticom_get_status
-ffffffff81efd030 t uticom_set
-ffffffff81efd190 t uticom_param
-ffffffff81efd3e0 t uticom_open
-ffffffff81efd4c0 t uticom_close
-ffffffff81efd5b0 T uticom_match
-ffffffff81efd620 T uticom_attach
-ffffffff81efd650 T uticom_detach
-ffffffff81efd6d0 T uticom_attach_hook
-ffffffff81efdd40 t uticom_intr
-ffffffff81efe000 T wi_cmd_usb
-ffffffff81efe290 T wi_read_record_usb
-ffffffff81efe5c0 T wi_write_record_usb
-ffffffff81efeae0 T wi_alloc_nicmem_usb
-ffffffff81efeb90 T wi_read_data_usb
-ffffffff81efec70 T wi_write_data_usb
-ffffffff81efecf0 T wi_get_fid_usb
-ffffffff81efed30 T wi_init_usb
-ffffffff81efedb0 T wi_start_usb
-ffffffff81efee50 T wi_ioctl_usb
-ffffffff81efef20 T wi_watchdog_usb
-ffffffff81efef70 T wi_inquire_usb
-ffffffff81efefc0 T wi_usb_match
-ffffffff81eff030 T wi_usb_attach
-ffffffff81eff280 T wi_usb_detach
-ffffffff81eff4d0 T wi_usb_rx_list_init
-ffffffff81eff580 T wi_usb_tx_list_init
-ffffffff81eff640 T wi_usb_open_pipes
-ffffffff81eff7d0 T wi_usb_start_thread
-ffffffff81eff7f0 T wi_send_packet
-ffffffff81eff990 T wi_usb_txeof_frm
-ffffffff81effaf0 T wi_usb_stop
-ffffffff81effb20 T wi_usb_ctl_lock
-ffffffff81effbe0 T wi_usb_tx_lock
-ffffffff81effc70 T wi_usb_txeof
-ffffffff81effd60 T wi_usb_do_transmit_sync
-ffffffff81effe40 T wi_usb_tx_unlock
-ffffffff81effea0 T wi_usb_ctl_unlock
-ffffffff81efff00 T wi_usb_intr
-ffffffff81efff90 T wi_usb_rxeof
-ffffffff81f00300 T wi_usb_rxfrm
-ffffffff81f00350 T wi_usb_txfrm
-ffffffff81f00400 T wi_usb_infofrm
-ffffffff81f00450 T wi_usb_cmdresp
-ffffffff81f004c0 T wi_usb_wridresp
-ffffffff81f00500 T wi_usb_rridresp
-ffffffff81f005c0 T wi_usb_thread
-ffffffff81f00840 T wi_usb_tx_lock_try
-ffffffff81f01000 T atu_match
-ffffffff81f01090 T atu_attach
-ffffffff81f01350 T atu_detach
-ffffffff81f013f0 T atu_usb_request
-ffffffff81f014e0 T atu_send_command
-ffffffff81f015d0 T atu_get_cmd_status
-ffffffff81f016b0 T atu_wait_completion
-ffffffff81f017f0 T atu_send_mib
-ffffffff81f019d0 T atu_get_mib
-ffffffff81f01ac0 T atu_start_scan
-ffffffff81f01c40 T atu_switch_radio
-ffffffff81f01d80 T atu_initial_config
-ffffffff81f021b0 T atu_join
-ffffffff81f02340 T atu_get_dfu_state
-ffffffff81f02430 T atu_get_opmode
-ffffffff81f02520 T atu_internal_firmware
-ffffffff81f02a50 T atu_external_firmware
-ffffffff81f02da0 T atu_complete_attach
-ffffffff81f032c0 T atu_get_card_config
-ffffffff81f034a0 T atu_media_change
-ffffffff81f03510 T atu_init
-ffffffff81f03750 T atu_media_status
-ffffffff81f03760 T atu_task
-ffffffff81f03830 T atu_newstate
-ffffffff81f039a0 T atu_start
-ffffffff81f03bf0 T atu_ioctl
-ffffffff81f03d50 T atu_watchdog
-ffffffff81f03e50 T atu_stop
-ffffffff81f03fb0 T atu_newbuf
-ffffffff81f04070 T atu_rx_list_init
-ffffffff81f04160 T atu_tx_list_init
-ffffffff81f04240 T atu_xfer_list_free
-ffffffff81f042d0 T atu_rxeof
-ffffffff81f045c0 T atu_txeof
-ffffffff81f046b0 T atu_calculate_padding
-ffffffff81f04700 T atu_tx_start
-ffffffff81f05000 T ural_match
-ffffffff81f05070 T ural_attach
-ffffffff81f05610 T ural_detach
-ffffffff81f05760 T ural_task
-ffffffff81f05ab0 T ural_next_scan
-ffffffff81f05b20 T ural_amrr_timeout
-ffffffff81f05bf0 T ural_read
-ffffffff81f05c90 T ural_read_eeprom
-ffffffff81f05ed0 T ural_get_rf
-ffffffff81f05f10 T ural_ioctl
-ffffffff81f060c0 T ural_start
-ffffffff81f06280 T ural_watchdog
-ffffffff81f06300 T ural_newassoc
-ffffffff81f06330 T ural_newstate
-ffffffff81f063d0 T ural_media_change
-ffffffff81f06430 T ural_free_rx_list
-ffffffff81f064a0 T ural_free_tx_list
-ffffffff81f06610 T ural_alloc_tx_list
-ffffffff81f066e0 T ural_alloc_rx_list
-ffffffff81f06810 T ural_init
-ffffffff81f06f30 T ural_write
-ffffffff81f06fc0 T ural_set_chan
-ffffffff81f07380 T ural_update_slot
-ffffffff81f07500 T ural_set_txpreamble
-ffffffff81f07610 T ural_set_basicrates
-ffffffff81f076b0 T ural_set_bssid
-ffffffff81f07800 T ural_tx_bcn
-ffffffff81f07970 T ural_enable_tsf_sync
-ffffffff81f07b10 T ural_amrr_start
-ffffffff81f07c20 T ural_txeof
-ffffffff81f07d30 T ural_rxeof
-ffffffff81f08060 T ural_rxrate
-ffffffff81f080d0 T ural_ack_rate
-ffffffff81f08170 T ural_txtime
-ffffffff81f081e0 T ural_plcp_signal
-ffffffff81f08280 T ural_setup_tx_desc
-ffffffff81f08400 T ural_tx_data
-ffffffff81f08b40 T ural_update_promisc
-ffffffff81f08c60 T ural_stop
-ffffffff81f08e70 T ural_eeprom_read
-ffffffff81f08ef0 T ural_read_multi
-ffffffff81f08f70 T ural_write_multi
-ffffffff81f08ff0 T ural_bbp_write
-ffffffff81f09210 T ural_bbp_read
-ffffffff81f09490 T ural_rf_write
-ffffffff81f09710 T ural_disable_rf_tune
-ffffffff81f09760 T ural_set_macaddr
-ffffffff81f098b0 T ural_bbp_init
-ffffffff81f09960 T ural_set_txantenna
-ffffffff81f09b90 T ural_set_rxantenna
-ffffffff81f09bf0 T ural_amrr_update
-ffffffff81f0a000 T rum_match
-ffffffff81f0a070 T rum_attach
-ffffffff81f0aa50 T rum_detach
-ffffffff81f0aba0 T rum_attachhook
-ffffffff81f0ac50 T rum_load_microcode
-ffffffff81f0ad80 T rum_task
-ffffffff81f0b010 T rum_next_scan
-ffffffff81f0b080 T rum_amrr_timeout
-ffffffff81f0b120 T rum_read
-ffffffff81f0b1b0 T rum_read_eeprom
-ffffffff81f0b5e0 T rum_get_rf
-ffffffff81f0b620 T rum_ioctl
-ffffffff81f0b7d0 T rum_start
-ffffffff81f0b990 T rum_watchdog
-ffffffff81f0ba10 T rum_newassoc
-ffffffff81f0ba40 T rum_newstate
-ffffffff81f0bae0 T rum_media_change
-ffffffff81f0bb40 T rum_free_rx_list
-ffffffff81f0bbb0 T rum_free_tx_list
-ffffffff81f0bd20 T rum_alloc_tx_list
-ffffffff81f0be00 T rum_alloc_rx_list
-ffffffff81f0bf30 T rum_init
-ffffffff81f0c580 T rum_write
-ffffffff81f0c610 T rum_set_chan
-ffffffff81f0c880 T rum_update_slot
-ffffffff81f0c9a0 T rum_enable_mrr
-ffffffff81f0cac0 T rum_set_txpreamble
-ffffffff81f0cbc0 T rum_set_basicrates
-ffffffff81f0cc80 T rum_set_bssid
-ffffffff81f0cd90 T rum_prepare_beacon
-ffffffff81f0cf40 T rum_enable_tsf_sync
-ffffffff81f0d0b0 T rum_amrr_start
-ffffffff81f0d1c0 T rum_txeof
-ffffffff81f0d2d0 T rum_rxeof
-ffffffff81f0d5f0 T rum_rxrate
-ffffffff81f0d660 T rum_ack_rate
-ffffffff81f0d700 T rum_txtime
-ffffffff81f0d770 T rum_plcp_signal
-ffffffff81f0d810 T rum_setup_tx_desc
-ffffffff81f0d9a0 T rum_tx_data
-ffffffff81f0e0e0 T rum_update_promisc
-ffffffff81f0e1f0 T rum_stop
-ffffffff81f0e470 T rum_eeprom_read
-ffffffff81f0e4f0 T rum_read_multi
-ffffffff81f0e570 T rum_write_multi
-ffffffff81f0e650 T rum_bbp_write
-ffffffff81f0e8e0 T rum_bbp_read
-ffffffff81f0ebf0 T rum_rf_write
-ffffffff81f0ee80 T rum_select_antenna
-ffffffff81f0f010 T rum_select_band
-ffffffff81f0f270 T rum_set_macaddr
-ffffffff81f0f380 T rum_bbp_init
-ffffffff81f0f690 T rum_amrr_update
-ffffffff81f10000 T run_match
-ffffffff81f10070 T run_attach
-ffffffff81f10810 T run_detach
-ffffffff81f10950 T run_task
-ffffffff81f10a60 T run_next_scan
-ffffffff81f10ad0 T run_calibrate_to
-ffffffff81f10bc0 T run_read
-ffffffff81f10c30 T run_read_eeprom
-ffffffff81f11970 T run_get_rf
-ffffffff81f11a90 T run_ioctl
-ffffffff81f11c30 T run_start
-ffffffff81f11dc0 T run_watchdog
-ffffffff81f11e40 T run_node_alloc
-ffffffff81f11e60 T run_newassoc
-ffffffff81f12000 T run_updateslot
-ffffffff81f120f0 T run_updateedca
-ffffffff81f121e0 T run_set_key
-ffffffff81f12350 T run_delete_key
-ffffffff81f124c0 T run_newstate
-ffffffff81f125c0 T run_media_change
-ffffffff81f12700 T run_free_tx_ring
-ffffffff81f128a0 T run_free_rx_ring
-ffffffff81f12920 T run_alloc_rx_ring
-ffffffff81f12a10 T run_alloc_tx_ring
-ffffffff81f12b60 T run_load_microcode
-ffffffff81f12f40 T run_write_region_1
-ffffffff81f13020 T run_write
-ffffffff81f130d0 T run_mcu_cmd
-ffffffff81f13220 T run_reset
-ffffffff81f13270 T run_read_region_1
-ffffffff81f132c0 T run_write_2
-ffffffff81f13320 T run_set_region_4
-ffffffff81f13410 T run_efuse_read
-ffffffff81f135f0 T run_efuse_read_2
-ffffffff81f137e0 T run_eeprom_read_2
-ffffffff81f13850 T run_rt2870_rf_write
-ffffffff81f13960 T run_rt3070_rf_read
-ffffffff81f13ad0 T run_rt3070_rf_write
-ffffffff81f13bd0 T run_bbp_read
-ffffffff81f13d40 T run_bbp_write
-ffffffff81f13e40 T run_rt3593_get_txpower
-ffffffff81f140a0 T run_get_txpower
-ffffffff81f14300 T run_stop
-ffffffff81f147b0 T run_init
-ffffffff81f158f0 T run_do_async
-ffffffff81f15a30 T run_newstate_cb
-ffffffff81f15e40 T run_set_leds
-ffffffff81f15e60 T run_set_chan
-ffffffff81f15f80 T run_enable_mrr
-ffffffff81f16070 T run_set_txpreamble
-ffffffff81f16150 T run_set_basicrates
-ffffffff81f16210 T run_set_bssid
-ffffffff81f16330 T run_enable_tsf_sync
-ffffffff81f16440 T run_updateedca_cb
-ffffffff81f167c0 T run_set_key_cb
-ffffffff81f16cc0 T run_delete_key_cb
-ffffffff81f16e80 T run_calibrate_cb
-ffffffff81f16f60 T run_rx_frame
-ffffffff81f173e0 T run_rssi2dbm
-ffffffff81f17490 T run_rxeof
-ffffffff81f17610 T run_txeof
-ffffffff81f176c0 T run_tx
-ffffffff81f17b00 T run_iq_calib
-ffffffff81f17dd0 T run_select_chan_group
-ffffffff81f185b0 T run_set_agc
-ffffffff81f18680 T run_rt2870_set_chan
-ffffffff81f18870 T run_rt3070_set_chan
-ffffffff81f18ac0 T run_rt3572_set_chan
-ffffffff81f19060 T run_rt3593_set_chan
-ffffffff81f196a0 T run_adjust_freq_offset
-ffffffff81f19730 T run_rt5390_set_chan
-ffffffff81f19b10 T run_rt5592_set_chan
-ffffffff81f1a130 T run_set_rx_antenna
-ffffffff81f1a2c0 T run_set_macaddr
-ffffffff81f1a3e0 T run_updateslot_cb
-ffffffff81f1a4c0 T run_rt5390_bbp_init
-ffffffff81f1a730 T run_bbp_init
-ffffffff81f1aa20 T run_rt3070_rf_init
-ffffffff81f1b220 T run_rt3070_filter_calib
-ffffffff81f1b420 T run_rt3593_rf_init
-ffffffff81f1b7c0 T run_rt5390_rf_init
-ffffffff81f1bb70 T run_rt3070_rf_setup
-ffffffff81f1c020 T run_rt3593_rf_setup
-ffffffff81f1c410 T run_rt5390_rf_setup
-ffffffff81f1c690 T run_txrx_enable
-ffffffff81f1d000 T zyd_match
-ffffffff81f1d070 T zyd_attach
-ffffffff81f1d110 T zyd_detach
-ffffffff81f1d230 T zyd_attachhook
-ffffffff81f1d3d0 T zyd_loadfirmware
-ffffffff81f1d4c0 T zyd_complete_attach
-ffffffff81f1da10 T zyd_task
-ffffffff81f1ddb0 T zyd_next_scan
-ffffffff81f1ddf0 T zyd_amrr_timeout
-ffffffff81f1de70 T zyd_open_pipes
-ffffffff81f1e030 T zyd_read_eeprom
-ffffffff81f1e350 T zyd_rf_attach
-ffffffff81f1e560 T zyd_hw_init
-ffffffff81f1ee00 T zyd_rf_name
-ffffffff81f1ee40 T zyd_ioctl
-ffffffff81f1f040 T zyd_start
-ffffffff81f1f1d0 T zyd_watchdog
-ffffffff81f1f250 T zyd_node_alloc
-ffffffff81f1f270 T zyd_newassoc
-ffffffff81f1f2f0 T zyd_newstate
-ffffffff81f1f390 T zyd_media_change
-ffffffff81f1f3f0 T zyd_close_pipes
-ffffffff81f1f4f0 T zyd_free_rx_list
-ffffffff81f1f540 T zyd_free_tx_list
-ffffffff81f1f5b0 T zyd_intr
-ffffffff81f1f6e0 T zyd_alloc_tx_list
-ffffffff81f1f7d0 T zyd_alloc_rx_list
-ffffffff81f1f890 T zyd_init
-ffffffff81f1fc90 T zyd_set_led
-ffffffff81f1fd50 T zyd_write32
-ffffffff81f1fdc0 T zyd_set_chan
-ffffffff81f200f0 T zyd_set_bssid
-ffffffff81f201a0 T zyd_cmd_read
-ffffffff81f203d0 T zyd_read16
-ffffffff81f20440 T zyd_read32
-ffffffff81f204d0 T zyd_cmd_write
-ffffffff81f20620 T zyd_write16
-ffffffff81f20670 T zyd_rfwrite
-ffffffff81f207a0 T zyd_lock_phy
-ffffffff81f20840 T zyd_unlock_phy
-ffffffff81f208f0 T zyd_rfmd_init
-ffffffff81f20ac0 T zyd_rfmd_switch_radio
-ffffffff81f20b60 T zyd_rfmd_set_channel
-ffffffff81f20db0 T zyd_al2230_init
-ffffffff81f21100 T zyd_al2230_init_b
-ffffffff81f212d0 T zyd_al2230_switch_radio
-ffffffff81f21380 T zyd_al2230_set_channel
-ffffffff81f21710 T zyd_al7230B_init
-ffffffff81f21d00 T zyd_al7230B_switch_radio
-ffffffff81f21da0 T zyd_al7230B_set_channel
-ffffffff81f22350 T zyd_al2210_init
-ffffffff81f22690 T zyd_al2210_switch_radio
-ffffffff81f226c0 T zyd_al2210_set_channel
-ffffffff81f229e0 T zyd_gct_init
-ffffffff81f22bb0 T zyd_gct_switch_radio
-ffffffff81f22be0 T zyd_gct_set_channel
-ffffffff81f22f40 T zyd_maxim_init
-ffffffff81f231b0 T zyd_maxim_switch_radio
-ffffffff81f231e0 T zyd_maxim_set_channel
-ffffffff81f23660 T zyd_maxim2_init
-ffffffff81f238d0 T zyd_maxim2_switch_radio
-ffffffff81f23900 T zyd_maxim2_set_channel
-ffffffff81f23d80 T zyd_set_beacon_interval
-ffffffff81f23e70 T zyd_set_multi
-ffffffff81f23fc0 T zyd_set_macaddr
-ffffffff81f24070 T zyd_switch_radio
-ffffffff81f241c0 T zyd_set_rxfilter
-ffffffff81f24240 T zyd_plcp_signal
-ffffffff81f242e0 T zyd_rx_data
-ffffffff81f24500 T zyd_rxeof
-ffffffff81f246f0 T zyd_txeof
-ffffffff81f24800 T zyd_tx
-ffffffff81f24c00 T zyd_stop
-ffffffff81f24d40 T zyd_iter_func
-ffffffff81f25000 T upgt_match
-ffffffff81f250a0 T upgt_attach
-ffffffff81f25420 T upgt_detach
-ffffffff81f25580 T upgt_device_type
-ffffffff81f25610 T upgt_newstate_task
-ffffffff81f25710 T upgt_tx_task
-ffffffff81f25a90 T upgt_next_scan
-ffffffff81f25ad0 T upgt_set_led_blink
-ffffffff81f25af0 T upgt_alloc_tx
-ffffffff81f25d10 T upgt_alloc_rx
-ffffffff81f25dc0 T upgt_alloc_cmd
-ffffffff81f25e70 T upgt_attach_hook
-ffffffff81f26470 T upgt_fw_alloc
-ffffffff81f26500 T upgt_device_init
-ffffffff81f26600 T upgt_fw_verify
-ffffffff81f26830 T upgt_mem_init
-ffffffff81f26950 T upgt_fw_load
-ffffffff81f26dd0 T upgt_rx_cb
-ffffffff81f26f10 T upgt_eeprom_read
-ffffffff81f270f0 T upgt_eeprom_parse
-ffffffff81f27460 T upgt_ioctl
-ffffffff81f27620 T upgt_start
-ffffffff81f27880 T upgt_watchdog
-ffffffff81f278e0 T upgt_newassoc
-ffffffff81f27910 T upgt_newstate
-ffffffff81f27990 T upgt_media_change
-ffffffff81f27a00 T upgt_free_tx
-ffffffff81f27b20 T upgt_free_rx
-ffffffff81f27b80 T upgt_free_cmd
-ffffffff81f27bd0 T upgt_fw_free
-ffffffff81f27c30 T upgt_bulk_xmit
-ffffffff81f27cf0 T upgt_mem_alloc
-ffffffff81f27d60 T upgt_mem_free
-ffffffff81f27de0 T upgt_crc32_le
-ffffffff81f27e20 T upgt_fw_copy
-ffffffff81f27ee0 T upgt_chksum_le
-ffffffff81f27f50 T upgt_eeprom_parse_hwrx
-ffffffff81f27f90 T upgt_eeprom_parse_freq3
-ffffffff81f28020 T upgt_eeprom_parse_freq4
-ffffffff81f281d0 T upgt_eeprom_parse_freq6
-ffffffff81f28280 T upgt_init
-ffffffff81f28420 T upgt_stop
-ffffffff81f28470 T upgt_set_channel
-ffffffff81f28680 T upgt_setup_rates
-ffffffff81f28750 T upgt_set_macfilter
-ffffffff81f289f0 T upgt_set_led
-ffffffff81f28bd0 T upgt_get_stats
-ffffffff81f28d20 T upgt_tx_done
-ffffffff81f28eb0 T upgt_rx
-ffffffff81f29060 T upgt_rx_rate
-ffffffff81f290c0 T upgt_hexdump
-ffffffff81f2a000 T urtw_match
-ffffffff81f2a070 T urtw_attach
-ffffffff81f2a740 T urtw_detach
-ffffffff81f2a930 T urtw_read32_c
-ffffffff81f2a990 T urtw_read8_c
-ffffffff81f2a9f0 T urtw_get_rfchip
-ffffffff81f2ab30 T urtw_get_macaddr
-ffffffff81f2abd0 T urtw_get_txpwr
-ffffffff81f2af40 T urtw_led_init
-ffffffff81f2aff0 T urtw_task
-ffffffff81f2b2a0 T urtw_ledusbtask
-ffffffff81f2b2e0 T urtw_next_scan
-ffffffff81f2b350 T urtw_ledtask
-ffffffff81f2b370 T urtw_init
-ffffffff81f2b960 T urtw_8187b_init
-ffffffff81f2c1a0 T urtw_ioctl
-ffffffff81f2c3f0 T urtw_start
-ffffffff81f2c5d0 T urtw_watchdog
-ffffffff81f2c650 T urtw_newstate
-ffffffff81f2c6e0 T urtw_media_change
-ffffffff81f2c760 T urtw_free_tx_data_list
-ffffffff81f2c820 T urtw_free_rx_data_list
-ffffffff81f2c8a0 T urtw_close_pipes
-ffffffff81f2c940 T urtw_open_pipes
-ffffffff81f2cad0 T urtw_alloc_rx_data_list
-ffffffff81f2cc10 T urtw_alloc_tx_data_list
-ffffffff81f2cd60 T urtw_eprom_read32
-ffffffff81f2d170 T urtw_8225_write_s16
-ffffffff81f2d1e0 T urtw_8225_read
-ffffffff81f2d990 T urtw_read16_c
-ffffffff81f2d9f0 T urtw_write16_c
-ffffffff81f2da60 T urtw_8225_write_c
-ffffffff81f2dd60 T urtw_8225_isv2
-ffffffff81f2ded0 T urtw_8225_rf_init
-ffffffff81f2e550 T urtw_8225_rf_set_chan
-ffffffff81f2e7a0 T urtw_8225_rf_set_sens
-ffffffff81f2e860 T urtw_8225v2_rf_init
-ffffffff81f2ef60 T urtw_8225v2_rf_set_chan
-ffffffff81f2f1b0 T urtw_8225v2_b_rf_init
-ffffffff81f2f9c0 T urtw_8225v2_b_rf_set_chan
-ffffffff81f2fb20 T urtw_write8_c
-ffffffff81f2fb90 T urtw_eprom_cs
-ffffffff81f2fc60 T urtw_eprom_ck
-ffffffff81f2fd80 T urtw_eprom_sendbits
-ffffffff81f2fe00 T urtw_eprom_writebit
-ffffffff81f2fed0 T urtw_eprom_readbit
-ffffffff81f2ff60 T urtw_read8e
-ffffffff81f2ffc0 T urtw_write8e
-ffffffff81f30030 T urtw_write32_c
-ffffffff81f300a0 T urtw_8180_set_anaparam
-ffffffff81f302f0 T urtw_8185_set_anaparam2
-ffffffff81f30540 T urtw_intr_disable
-ffffffff81f305a0 T urtw_reset
-ffffffff81f308c0 T urtw_led_on
-ffffffff81f30980 T urtw_led_mode0
-ffffffff81f30c00 T urtw_led_mode1
-ffffffff81f30c30 T urtw_led_mode2
-ffffffff81f30c60 T urtw_led_mode3
-ffffffff81f30c90 T urtw_led_blink
-ffffffff81f30f70 T urtw_led_ctl
-ffffffff81f30fd0 T urtw_update_msr
-ffffffff81f310a0 T urtw_rate2rtl
-ffffffff81f31170 T urtw_rtl2rate
-ffffffff81f311b0 T urtw_set_rate
-ffffffff81f31280 T urtw_intr_enable
-ffffffff81f312e0 T urtw_rx_setconf
-ffffffff81f313e0 T urtw_rx_enable
-ffffffff81f31510 T urtw_rxeof
-ffffffff81f318c0 T urtw_tx_enable
-ffffffff81f31ad0 T urtw_stop
-ffffffff81f31c10 T urtw_set_macaddr
-ffffffff81f31cc0 T urtw_set_multi
-ffffffff81f31cf0 T urtw_set_chan
-ffffffff81f31e30 T urtw_tx_start
-ffffffff81f32360 T urtw_txeof_low
-ffffffff81f32470 T urtw_txeof_normal
-ffffffff81f32580 T urtw_8225_usb_init
-ffffffff81f327c0 T urtw_8185_rf_pins_enable
-ffffffff81f32820 T urtw_8187_write_phy
-ffffffff81f32930 T urtw_8187_write_phy_ofdm_c
-ffffffff81f32950 T urtw_8187_write_phy_cck_c
-ffffffff81f32970 T urtw_8225_setgain
-ffffffff81f32a40 T urtw_8225_set_txpwrlvl
-ffffffff81f32da0 T urtw_8185_tx_antenna
-ffffffff81f32e30 T urtw_isbmode
-ffffffff81f32eb0 T urtw_8225v2_setgain
-ffffffff81f32fa0 T urtw_8225v2_set_txpwrlvl
-ffffffff81f33290 T urtw_set_bssid
-ffffffff81f33340 T urtw_8187b_update_wmm
-ffffffff81f33460 T urtw_8187b_reset
-ffffffff81f33930 T urtw_8225v2_b_config_mac
-ffffffff81f33b30 T urtw_8225v2_b_init_rfe
-ffffffff81f33c10 T urtw_8225v2_b_update_chan
-ffffffff81f33e40 T urtw_8225v2_b_set_txpwrlvl
-ffffffff81f35000 T urtwn_match
-ffffffff81f35070 T urtwn_attach
-ffffffff81f352f0 T urtwn_detach
-ffffffff81f353d0 T urtwn_task
-ffffffff81f354a0 T urtwn_scan_to
-ffffffff81f35510 T urtwn_calib_to
-ffffffff81f35610 T urtwn_open_pipes
-ffffffff81f35840 T urtwn_write_1
-ffffffff81f358a0 T urtwn_write_2
-ffffffff81f35900 T urtwn_write_4
-ffffffff81f35960 T urtwn_read_1
-ffffffff81f359d0 T urtwn_read_2
-ffffffff81f35a40 T urtwn_read_4
-ffffffff81f35ab0 T urtwn_tx
-ffffffff81f35dc0 T urtwn_power_on
-ffffffff81f35df0 T urtwn_dma_init
-ffffffff81f36180 T urtwn_fw_loadpage
-ffffffff81f362b0 T urtwn_load_firmware
-ffffffff81f36350 T urtwn_aggr_init
-ffffffff81f36600 T urtwn_mac_init
-ffffffff81f36790 T urtwn_bb_init
-ffffffff81f37090 T urtwn_alloc_buffers
-ffffffff81f371a0 T urtwn_init
-ffffffff81f37300 T urtwn_stop
-ffffffff81f37390 T urtwn_is_oactive
-ffffffff81f373c0 T urtwn_next_calib
-ffffffff81f37420 T urtwn_cancel_calib
-ffffffff81f37460 T urtwn_next_scan
-ffffffff81f374c0 T urtwn_cancel_scan
-ffffffff81f37500 T urtwn_wait_async
-ffffffff81f37540 T urtwn_close_pipes
-ffffffff81f375f0 T urtwn_ioctl
-ffffffff81f37690 T urtwn_updateslot
-ffffffff81f37740 T urtwn_updateedca
-ffffffff81f377f0 T urtwn_newstate
-ffffffff81f378e0 T urtwn_free_tx_list
-ffffffff81f379f0 T urtwn_free_rx_list
-ffffffff81f37a40 T urtwn_alloc_rx_list
-ffffffff81f37af0 T urtwn_alloc_tx_list
-ffffffff81f37be0 T urtwn_do_async
-ffffffff81f37ce0 T urtwn_write_region_1
-ffffffff81f37d40 T urtwn_read_region_1
-ffffffff81f37da0 T urtwn_llt_write
-ffffffff81f37ea0 T urtwn_calib_cb
-ffffffff81f37f10 T urtwn_newstate_cb
-ffffffff81f37f30 T urtwn_updateslot_cb
-ffffffff81f37f50 T urtwn_updateedca_cb
-ffffffff81f37f70 T urtwn_set_key
-ffffffff81f380b0 T urtwn_set_key_cb
-ffffffff81f380d0 T urtwn_delete_key
-ffffffff81f38210 T urtwn_delete_key_cb
-ffffffff81f38230 T urtwn_rx_frame
-ffffffff81f384d0 T urtwn_rxeof
-ffffffff81f38740 T urtwn_txeof
-ffffffff81f387f0 T urtwn_tx_fill_desc
-ffffffff81f389b0 T urtwn_tx_fill_desc_gen2
-ffffffff81f38b30 T urtwn_r92c_power_on
-ffffffff81f38f50 T urtwn_r92e_power_on